

# TPS62366A, TPS62366B

SLUSAX3-JULY 2012

# 4A Processor Supply with I<sup>2</sup>C Compatible Interface and Remote Sense


Check for Samples: TPS62366A, TPS62366B

## FEATURES

- 4A Peak Output Current
- Highest Efficiency:
  - Low R<sub>DS,on</sub> Switch and Active Rectifier
  - Power Save Mode for Light Loads
- I<sup>2</sup>C High Speed Compatible Interface
- Programmable Output Voltage for Digital Voltage Scaling
  - 0.5V to 1.77V, 10mV Steps
- Excellent DC/AC Output Voltage Regulation
  - Differential Load Sensing
  - Precise DC Output Voltage Accuracy
  - DCS-Control<sup>™</sup> Architecture for Fast and Precise Transient Regulation
- Multiple Robust Operation/Protection Features:
  - Soft Start
  - Programmable Slew Rate at Voltage Transition
  - Over Temperature Protection
  - Input Under Voltage Detection / Lock Out
- Available in 16-Bump, 2mm x 2mm NanoFree™ Package
- Low External Device Count: < 25mm<sup>2</sup> Solution Size

# APPLICATIONS

- Application Processors and DSPs Power Supply
- Dynamic Voltage Scaling, SmartReflex™ Compliant Processor Supply
- Cell Phones, Smart Phones, Feature Phones
- Tablets, PDAs, MIDs, Netbooks



# DESCRIPTION

The TPS62366x is a high-frequency synchronous step down dc-dc converter optimized for batterypowered portable applications for a small solution size. With an input voltage range of 2.5V to 5.5V, common battery technologies are supported. The device provides up to 4A peak load current, operating at 2.5MHz typical switching frequency.

The device converts to an output voltage range of 0.5V to 1.77V, programmable via  $I^2C$  interface in 10mV steps. Dedicated inputs allow fast voltage transition to address processor performance operating points.


The TPS62366x supports low-voltage DSPs and processor cores in smart-phones and handheld computers including latest submicron processes. A dedicated hardware input pin allows simple transitions to performance operating points and retention modes of processors.

The devices focus on a high output voltage accuracy. The differential sensing and the DCS-Control<sup>™</sup> architecture achieve precise static and dynamic, transient output voltage regulation.

The TPS62366x device offers high efficiency step down conversion. The area of highest efficiency is extended towards low output currents to increase the efficiency while the processor is operating in retention mode, as well as towards highest output currents increasing the battery on-time.

The robust architecture and multiple safety features allow perfect system integration.

The 2mm x 2mm package and the low number of required external components lead to a tiny solution size of less than 25mm<sup>2</sup>.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DCS-Control. NanoFree. SmartReflex are trademarks of Texas Instruments.

# TPS62366A, TPS62366B



www.ti.com

#### SLUSAX3-JULY 2012



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ORDERING INFORMATION**

PART NUMBER	PACKAGE MARKING	DACKACE	DEVICE SPECIFIC FEATURES <sup>(1)</sup>	
PARINUMBER	PACKAGE MARKING	PACKAGE	Output Voltage Range	<b>Output Voltage Presets</b>
TPS62366A <sup>(2)</sup>	See PACKAGE SUMMARY Section	CSP-16	V <sub>OUT</sub> = 0.5V to 1.77V, 10mV Steps	1.20V, 1.16V
TPS62366B <sup>(3)</sup>	See PACKAGE SUMMARY Section	CSP-16	$V_{OUT} = 0.5V$ to 1.77V, 10mV Steps	0.96V, 1.40V

(1) Contact the factory to check availability of other output voltage or feature versions.

(2) The YZH package is available in tape and reel. Add R suffix (TPS62366AYZHR) to order quantities of 3000 parts per reel, T suffix for 250 parts per reel (TPS62366AYZHT). For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on ti.com.

(3) The YZH package is available in tape and reel. Add R suffix (TPS62366BYZHR) to order quantities of 3000 parts per reel, T suffix for 250 parts per reel (TPS62366BYZHT). For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VA	LUE		
		MIN	MAX	UNIT	
	VIN, AVIN, SW pin	-0.3	7	V	
	EN, VSEL, SENSE+	-0.3	(V <sub>AVIN</sub> +0.3V)	V	
Voltage range <sup>(2)</sup>	SENSE-	-0.3	0.3	V	
	SCL, SDA	-0.3	(V <sub>DD</sub> +0.3V)	V	
	VDD	-0.3	3.6	V	
Continuous RMS VIN / SW current per Pin <sup>(3)</sup>	T <sub>A</sub> < 85°C		1275	mA	
T	Operating junction temperature, T <sub>J</sub>	-40	150	°C	
Temperature range	Storage temperature, T <sub>stg</sub>	-65	150	°C	
	Machine model		200	V	
ESD rating <sup>(4)</sup>	Charge device model		500	V	
	Human body model		2	kV	

 Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) In order to be consistent with the TI reliability requirement for the silicon chips (100K Power-On-Hours at 105°C junction temperature), the current should not continuously exceed 2550mA in the VIN pins and 2550mA in the SW pins so as to prevent electromigration failure in the solder. See THERMAL AND DEVICE LIFETIME INFORMATION.

(4) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.



## THERMAL INFORMATION

		TPS62366x		
	THERMAL METRIC <sup>(1)</sup>	YZH	UNITS	
		16 PINS	1	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	94.8		
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	25		
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	60	00444	
Ψյт	Junction-to-top characterization parameter <sup>(5)</sup>	3.2	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	57		
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	TYP MAX	UNIT
V	Input voltage range, VIN	$I_{OUT} \le 2.5A$	2.5	5.5	V
V <sub>IN</sub>		I <sub>OUT</sub> ≥ 2.5A	2.8	5.5	v
I <sub>OUT,avg</sub>	Continuous output current <sup>(1)</sup>			2.5	А
t <sub>rf</sub>	Rising and falling signal transition time at EN, VSEL		30		mV/µs
T <sub>A</sub>	Operating ambient temperature <sup>(2)</sup>		-40	85	°C
TJ	Operating junction temperature		-40	150	°C

(1) Refer to the APPLICATION INFORMATION section for further information.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $[T_{A(max)}]$  is dependent on the maximum operating junction temperature  $[T_{J(max)}]$ , the maximum power dissipation of the device in the application  $[P_{D(max)}]$ , and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$ 

SLUSAX3-JULY 2012

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, the specification applies for VIN = 3.6V over an operating ambient temp.  $-40^{\circ}C \le T_A \le 85^{\circ}C$ ; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for  $T_A = 25^{\circ}C$ .

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V <sub>IN</sub>	Input voltage range at VIN, AVIN			2.5		5.5	V
V <sub>DD</sub>	I <sup>2</sup> C and registers supply voltage range			1.15		3.6	V
I <sub>SD(AVIN)</sub>	Shutdown current into AVIN	EN = LOW, V <sub>DI</sub>	<sub>D</sub> = 0V		0.65	5	μA
		EN = LOW,	$T_A = 25^{\circ}C$		0.5	1	μA
SD(VIN)	Shutdown current into VIN	$V_{DD} = 0V$	$T_A = 85^{\circ}C$		1	3	μA
I <sub>SD(VDD)</sub>	Shutdown current into VDD	$EN = LOW, I^2C$	bus idle		0.01		μA
			PFM mode		56		μA
Ι <sub>Q</sub>	Operating quiescent current into (AVIN + VIN)	EN = HIGH, I <sub>OUT</sub> = 0mA, not switching	Forced PWM mode (Test Mode)		180		μA
\/		Input voltage fa	lling, EN = High		2.3	2.45	V
V <sub>UVLO</sub>	Under voltage lock out at AVIN	Input voltage ris	sing, EN = Low		1.3		V
VUVLO, HYST(AVIN)	Under voltage lock out hysteresis at AVIN	Input voltage ris	sing		110		mV
V <sub>DD,UVLO</sub>	Under voltage lock out at VDD	Input voltage fa	Illing	0.7	0.92	1.1	V
VUVLO, HYST(VDD)	Under voltage lock out hysteresis at VDD	Input voltage ris	sing		50		mV
· ·		I <sup>2</sup> C not active			0		μA
I <sub>VDD</sub>	Input current at VDD	I <sup>2</sup> C active (r/w)			0.02	1	mA
LOGIC INTERFA	ACE	<u>I</u>					
V <sub>IH</sub>	High-level input voltage at EN, VSEL			1.2			V
V <sub>IL</sub>	Low-level input voltage at EN, VSEL					0.4	V
V <sub>IH,I2C</sub>	High-level input voltage at SCL, SDA			0.7x V <sub>DD</sub>			V
V <sub>IL,I2C</sub>	Low-level input voltage at SCL, SDA					0.3x V <sub>DD</sub>	V
I <sub>LKG</sub>	Logic input leakage current at EN, VSEL, SDA, SCL	Internal pulldow disabled	n resistors		0.05		μA
R <sub>PD</sub>	Pull down resistance at EN, VSEL	Internal pulldow enabled	n resistors		300		kΩ
	20	Fast mode				400	kHz
	I <sup>2</sup> C clock frequency	High speed mo	de			3.4	MHz
POWER SWITCH	4						
D	High side MOSFET switch	V <sub>IN</sub> = 3.6V		25	44	75	mΩ
R <sub>DS(on)</sub>	Low side MOSFET switch	V <sub>IN</sub> = 3.6V		25	32	50	mΩ
	High side MOSFET forward current limit	V <sub>IN</sub> = 3.6V		4.3	4.9	5.5	А
I <sub>LIMF</sub>	Low side MOSFET forward current limit	V <sub>IN</sub> = 3.6V		3.9	4.4	4.9	А
	Low side MOSFET negative current limit	V <sub>IN</sub> = 3.6V, PW	M mode	2.2	2.5	2.9	А
f <sub>SW</sub>	Nominal switching frequency	PWM mode			2.5		MHz
T <sub>JEW</sub>	Die temperature early warning				120		°C
T <sub>JSD</sub>	Thermal shutdown				150		°C
T <sub>JSD,HYST</sub>	Thermal shutdown hysteresis				20		°C
t <sub>ON,min</sub>	Minimum on time				120		ns

Copyright © 2012, Texas Instruments Incorporated



www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise noted, the specification applies for VIN = 3.6V over an operating ambient temp.  $-40^{\circ}C \le T_A \le 85^{\circ}C$ ; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for  $T_A = 25^{\circ}C$ .

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPUT							
V <sub>OUT</sub>	Output voltage range	10mV increment	nts	0.5		1.77	V
	Output voltage accuracy	V <sub>IN</sub> = 2.8V 5.5V	No load, Forced PWM, $V_{OUT} = [0.77V, 1.3V]$ $T_J = 85^{\circ}C$	-0.5%		+0.5%	
		V <sub>OUT</sub> = 0.5V 1.77V	No load, Forced PWM, T <sub>J</sub> = -40 150°C	-1%	±0.5%	+1%	
	Line regulation	$I_{OUT} = 1A$ , force	ed PWM		< 0.1		%/V
	Load regulation	V <sub>OUT</sub> = 1.2V, forced PWM			< 0.05		%/A
t <sub>Start</sub>	Start-up time	$\label{eq:constraint} \begin{array}{l} \mbox{Time from active EN to} \\ V_{OUT} = 1.4V, \\ C_{OUT} < 100 \mu F, \mbox{RMP}[2:0] = 000, \\ I_{OUT} = 0 m A \end{array}$				1	ms
R <sub>Sense</sub>	Input resistance between Sense+, Sense-				2.2		MΩ
		RMP[2:0] = 000	D		32		
		RMP[2:0] = 001			16		
		RMP[2:0] = 010	0		8		
	Ramp timer	RMP[2:0] = 01 <sup>2</sup>	1		4		mV/µs
	Kamp umer	RMP[2:0] = 100			2		πν/μ5
		RMP[2:0] = 101			1		
		RMP[2:0] = 110			0.5		
		RMP[2:0] = 117	1		0.25		

## I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS<sup>(1)</sup>

NSTRUMENTS

Texas

	PARAMETER	TEST CONDITIONS	MIN	МАХ	UNIT
		Standard mode		100	kHz
		Fast mode		400	kHz
$f_{(SCL)}$		High-speed mode (write operation), C <sub>B</sub> – 100 pF max		3.4	MHz
	SCL clock frequency	High-speed mode (read operation), $C_B - 100 \text{ pF}$ max		3.4	MHz
		High-speed mode (write operation), $C_B - 400 \text{ pF}$ max		1.7	MHz
		High-speed mode (read operation), $C_B - 400 \text{ pF}$ max		1.7	MHz
	Bus free time between a STOP	Standard mode	4.7		μs
t <sub>BUF</sub>	and START condition	Fast mode	1.3		μs
		Standard mode	4		μs
t <sub>HD</sub> , t <sub>STA</sub>	Hold time (repeated) START condition	Fast mode	600		ns
_	condition	High-speed mode	160		ns
		Standard mode	4.7		μs
		Fast mode	1.3		μs
t <sub>LOW</sub>	Low period of the SCL clock	High-speed mode, C <sub>B</sub> – 100 pF max	160		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	320		ns
		Standard mode	4		μs
	Lligh pariod of the CCL clock	Fast mode	600		ns
t <sub>HIGH</sub>	High period of the SCL clock	High-speed mode, $C_B - 100 \text{ pF}$ max	60		ns
		High-speed mode, $C_B - 400 \text{ pF}$ max	120		ns
		Standard mode	4.7		μs
t <sub>SU</sub> , t <sub>STA</sub>	Setup time for a repeated START condition	Fast mode	600		ns
		High-speed mode	160		ns
		Standard mode	250		ns
$t_{\rm SU}, t_{\rm DAT}$	Data setup time	Fast mode	100		ns
		High-speed mode	10		ns
		Standard mode	0	3.45	μs
t <sub>HD</sub> , t <sub>DAT</sub>	Data hold time	Fast mode	0	0.9	μs
HD, DAT		High-speed mode, C <sub>B</sub> – 100 pF max	0	70	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	0	150	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>RCL</sub>	Rise time of SCL signal	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
ROL		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>RCL1</sub>	Rise time of SCL signal after a repeated START condition and	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
NOLI	after an acknowledge bit	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>FCL</sub>	Fall time of SCL signal	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
	5	High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>RDA</sub>	Rise time of SDA signal	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
		High-speed mode, $C_B - 100 \text{ pF max}$	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns

TEXAS INSTRUMENTS


www.ti.com

SLUSAX3-JULY 2012


# I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS<sup>(1)</sup> (continued)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
	Foll time of SDA signal	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>FDA</sub>	Fall time of SDA signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	4		μs
t <sub>SU</sub> , t <sub>STO</sub>	Setup time for STOP condition	Fast mode	600		ns
		High-speed mode	160		ns
CB	Capacitive load for SDA and SCL			400	pF

## I<sup>2</sup>C TIMING DIAGRAMS



## Figure 1. Serial Interface Timing for F/S Mode




Note A: First rising edge of the SCLH signal after Sr and after each acknowledge bit.

Figure 2. Serial Interface Timing for H/S Mode

SLUSAX3-JULY 2012

# **DEVICE INFORMATION**

## **PIN ASSIGNMENTS**



## PIN FUNCTIONS


PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AVIN	A1	I	Analog Supply Voltage Input.
AGND	A2	-	Analog Ground Connection.
EN	B2	I	Device Enable Logic Input. Logic HIGH enables the device, logic LOW disables the device and turns it into shutdown. The pin must be terminated to either HIGH or LOW if the internal pull down resistor is deactivated.
VDD	D1	I	I <sup>2</sup> C Logic and Registers supply voltage. For resetting the internal registers, this connection must be pulled below its UVLO level.
SCL	D3	I/O	I <sup>2</sup> C clock signal.
SDA	D2	I/O	I <sup>2</sup> C data signal.
VSEL	C2	I	Output Settings Selection Logic Input. Predefined register settings can be chosen for setting output voltage and mode. The pin must be terminated to logic HIGH or LOW if the internal pull down resistor is deactivated.
SW	B3	-	Inductor connection
	B4		
SENSE+	B1	I	Positive Output Voltage Remote Sense. Must be connected closest to the load supply node.
SENSE-	C1	I	Negative Output Voltage Remote Sense. Must be connected closest to the load ground node.
VIN	A4	I	Power Supply Voltage Input.
	A3		
PGND	C3	-	Power Ground Connection.
	C4	1	
	D4		

Copyright © 2012, Texas Instruments Incorporated



SLUSAX3-JULY 2012

## FUNCTIONAL BLOCK DIAGRAM




# **TYPICAL CHARACTERISTICS**


## Table 1. Table of Graphs

				FIGURE
			V <sub>OUT</sub> = 1.5V	Figure 3
-		vs. Output Current (Power Save and	V <sub>OUT</sub> = 1.2V	Figure 4
		Forced PWM Mode)	V <sub>OUT</sub> = 0.9V	Figure 5
			V <sub>OUT</sub> = 0.6V	Figure 6
ו	Efficiency		I <sub>OUT</sub> = 4000mA	Figure 7
		vs. Input Voltage (Power Save and	I <sub>OUT</sub> = 1000mA	Figure 8
		Forced PWM Mode)	I <sub>OUT</sub> = 100mA	Figure 9
			I <sub>OUT</sub> = 10mA	Figure 10
			V <sub>OUT</sub> = 1.5V, T <sub>A</sub> = 25°C	Figure 11
,	DC Output Voltage	vs. Output Current (Power Save and	V <sub>OUT</sub> = 1.2V, T <sub>A</sub> = 25°C	Figure 12
0	DC Output voltage	Forced PWM Mode)	$V_{OUT} = 0.9V, T_A = 25^{\circ}C$	Figure 13
			$V_{OUT} = 0.6V, T_A = 25^{\circ}C$	Figure 14
			$V_{OUT} = 0.5V, I_{OUT} = 0mA$	Figure 15
		Into No Load	$V_{OUT} = 1.5V, I_{OUT} = 0mA$	Figure 16
Sta	Startup		V <sub>OUT</sub> = 0.5V, I <sub>OUT</sub> = 1000mA	Figure 17
		Into Load	V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 1000mA	Figure 18
			I <sub>OUT</sub> = 10mA	Figure 19
			I <sub>OUT</sub> = 200mA	Figure 20
		L = 1µH	I <sub>OUT</sub> = 1000mA	Figure 21
			I <sub>OUT</sub> = 4000mA	Figure 22
	Switching Wave forms		I <sub>OUT</sub> = 10mA	Figure 23
			I <sub>OUT</sub> = 200mA	Figure 24
		$L = 0.47 \mu H$	I <sub>OUT</sub> = 1000mA	Figure 25
			I <sub>OUT</sub> = 4000mA	Figure 26
			I <sub>OUT</sub> = 0mA	Figure 27
	Output Voltage Ramp Control	Transition 0.5V 1.5V	I <sub>OUT</sub> = 1000mA	Figure 28
			I <sub>OUT</sub> = 50mA to 200mA	Figure 29
		L = 1µH	I <sub>OUT</sub> = 200mA to 1000mA	Figure 30
	Land Transient Decremen		I <sub>OUT</sub> = 2500mA to 4000mA	Figure 31
	Load Transient Response		I <sub>OUT</sub> = 50mA to 200mA	Figure 32
		$L = 0.47 \mu H$	I <sub>OUT</sub> = 200mA to 1000mA	Figure 33
			I <sub>OUT</sub> = 2500mA to 4000mA	Figure 34
	Line Transient Response		$V_{IN} = 3.6 \text{ to } 4.2 \text{V}, I_{OUT} = 3500 \text{mA}$	Figure 35
SD(VIN), SD(AVIN)	Shutdown Current at AVIN and VIN	vs. Input Voltage	T <sub>A</sub> = [-40°C, 25°C, 125°C]	Figure 36
Q	Operating Quiescent Current	vs. Input Voltage	T <sub>A</sub> = [-40°C, 25°C, 125°C], auto PFM/PWM	Figure 37
SW	Switching Frequency	vs. Output Current	V <sub>OUT</sub> = 1.2V	Figure 38
LIM	Current Limit	vs. Input Voltage		Figure 39
OUT	Maximum DC Output current	vs. Input Voltage	V <sub>OUT</sub> = [0.6V, 0.9V, 1.2V, 1.5V]	Figure 40


www.ti.com















# TPS62366A, TPS62366B

SLUSAX3-JULY 2012



Texas

**INSTRUMENTS** 






Figure 25.

Figure 26.


Copyright © 2012, Texas Instruments Incorporated

# TPS62366A, TPS62366B

SLUSAX3-JULY 2012

G022

G024



G023

Figure 29.

Figure 30.

**EXAS** 


www.ti.com

**NSTRUMENTS** 

G041

G043

#### SLUSAX3-JULY 2012



Time Base - 100µs/Div

Figure 31.


G025

G042

LOAD TRANSIENT RESPONSE I<sub>OUT</sub> RANGE: 200mA to 1A

$TPS62366x V_{IN} = 3.6V V_{OUT} = 1.2V t_{rise} = t_{fall} = 5 \mu s$	,01		C <sub>OUT</sub> = 2 × 1 C <sub>LOAD</sub> = 3 × L = 0.47µH	
112 C	UT 20mV/Di	v w/ 1.2V Offs	et	
Vout and an				
	ILOAD	1A/Div		
· · · · · · · · · · · · · · · · · · ·			2.3.2.2 C	
lload	Inductor Cu	rrent 1A/Div		1000
Icoil	-			
Lessa lessa de sectiones de la companya de la compa	Time Base	- 100µs/Div		

Figure 33.



Time Base - 100µs/Div

Figure 32.

#### LOAD TRANSIENT RESPONSE I<sub>OUT</sub> RANGE: 2.5A to 4A




Figure 34.

# **TPS62366A, TPS62366B**

SLUSAX3-JULY 2012

5.0

TPS62366x  $V_{OUT} = 1.2V$ 

 $V_{IN} = 3.6V$ 


1

4

G029

5.5

G027



www.ti.com

**EXAS** 

**ISTRUMENTS** 

3.0

3.5

4.0

Input Voltage (V)

Figure 37.

4.5

5.0

5.5

G028

0.1 – 0.0001


0.001

0.01

Output Current (mA)

Figure 38.

0.1








www.ti.com

## PARAMETER MEASUREMENT INFORMATION



### Table 2. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER	SETUP
TPS62366x	4A Processor Supply with I <sup>2</sup> C Compatible Interface and Remote Sense, 2.076 mm x 2.076 mm x 0.625mm	Texas Instruments	All Typical Characteristics Figures 3-40
C <sub>1</sub> , C <sub>3</sub>	0.1 µF, Ceramic, 10V, X5R	Standard	
C <sub>2</sub>	10 μF, Ceramic, 6.3V, X5R	Standard	
L	1 µH, 4 mm x 4 mm x 2.1 mm	Coilcraft (XFL4020-102ME1.0)	1 µH Setup:
C <sub>4</sub>	10 μF, Ceramic, 6.3V, X5R	Standard	Typical Characteristics Figures 3-22, 27- 31, 36-40
CL	Load Capacitors, 2x10 µF + 4.7µF, Ceramic, 6.3V, X5R	Standard	1 igures o 22, 21 o 1, 00 40
C <sub>4</sub>	2 x 10 µF, Ceramic, 6.3V, X5R	Standard	0.47 µH Setup:
CL	Load Capacitors, 3x22 µF,Ceramic, 6.3V, X5R	Standard	Typical Characteristics Figures 23-26, 32-34
L	0.47 µH, 4 mm x 4 mm x 1.5 mm	Coilcraft (XFL4015-471MEC)	1 iguios 20 20, 02 04



www.ti.com

## DETAILED DESCRIPTION

The TPS62366x are a family of high-frequency synchronous step down dc-dc converter optimized for batterypowered portable applications. With an input voltage range of 2.5V to 5.5V, common battery technologies are supported.

The device provides up to 4A peak load current, operating at 2.5MHz typical switching frequency.

The devices convert to an output voltage range of 0.5V to 1.77V, programmable via I<sup>2</sup>C interface in 10mV steps.

The TPS62366x supports low-voltage DSPs and processor cores in smart-phones and handheld computers, including latest submicron processes and their retention modes and addresses digital voltage scaling technologies such as SmartReflex<sup>™</sup>.

Output Voltages and Modes can be fully programmed via I<sup>2</sup>C. To address different performance operating points and/or startup conditions, the device offers two output voltage / mode presets which can be chosen via a dedicated VSEL pin allowing simple and zero latency output voltage transition.

The devices focus on a high output voltage accuracy. The fully differential sensing and the DCS-Control<sup>™</sup> architecture achieve precise static and dynamic, transient output voltage regulation. This accounts for stable processor operation. Output voltage security margins can be kept small, resulting in an increased overall system efficiency.

The TPS62366x devices offer high efficiency step down conversion. The area of highest efficiency is extended towards low output currents to increase the efficiency while the processor is operating in retention mode, as well as towards highest output currents reducing the power loss. This addresses the power profile of processors. High efficiency conversion is required for low output currents to support the retention modes of processors, resulting in an increased battery on-time. To address the processor maximum performance operating points with highest output currents, high efficiency conversion is enabled as well to save the battery on-time and reduce input power.

The robust architecture and multiple safety features allow perfect system integration.

The 2mm x 2mm package and the low number of required external components lead to a tiny solution size of approximately less than 25 mm<sup>2</sup>.

## OPERATION

The TPS62366x synchronous switched mode power converters are based on DCS-Control<sup>™</sup>, an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control architectures.

While a comparator stage provides excellent load transient response, an additional voltage loop ensures high DC accuracy as well. The TPS62366x compensates ground shifts at the load by the differentially sensing the output voltage at the point of load.

The internal ramp generator adds information about the load current and fast output voltage changes. The internally compensated regulation network achieves fast and stable operation with low ESR capacitors.

The DCS-Control<sup>™</sup> topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM mode it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5MHz with a controlled frequency variation depending on the input voltage. As the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to light loads. The transition from PWM to Power Save Mode is seamless and avoids output voltage transients.

The TPS62366x family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

## ENABLING AND DISABLING THE DEVICE

The device is enabled by setting the EN input to a logic high. Accordingly, a logic low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the programmed threshold. The EN input must be terminated, unless the internal pull down resistor is activated.

The I<sup>2</sup>C interface is operable when VDD and AVIN are present, regardless of the state of the EN pin.



If the device is disabled by pulling the EN to a logic low, the output capacitor can actively be discharged. Per default, this feature is disabled. Programming the EN\_DISC bit to a logic high discharges the output capacitor via a typ.  $300\Omega$  path on the SENSE+ pin.

## SOFT START

The device incorporates an internal soft start circuitry that controls the ramp up of the output voltage after enabling the device. This circuitry eliminates inrush current to avoid excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

During soft start, the output voltage is monotonically ramped up to the minimum programmable output voltage. After reaching this threshold, the output voltage is further increased following the slope as programmed in the ramp rate settings (see RAMP RATE CONTROLLING) until reaching the programmed output voltage. Once the nominal voltage is reached, regular operation continues.

The device is able to start into a pre biased output capacitor as well.

## **PROGRAMMING THE OUTPUT**

The TPS62366x devices offer two similar registers to program the output. A dedicated hardware input pin (VSEL) is implemented for choosing the active register. The logic state of the VSEL pin selects the register whose settings are present at the output. The VSEL pin must be terminated, unless the internal pull-down resistor is activated.

The registers have a certain initial default value (see Table 3) and can be readjusted via I<sup>2</sup>C during operation.

This allows a simple transition between two output options by triggering the dedicated input pin. At the same time since the presets can be readjusted during operation, this offers highest flexibility.

VSEL PIN PRESET		I <sup>2</sup> C REGISTER	DEFAULT OPERATION MODE	DEFAULT OUTPUT VOLTAGE [V]		
VSEL PIN PRESET	I C REGISTER	DEFAULT OPERATION MODE	TPS62366A	TPS62366B		
0	SET0	0x00h – see Table 11 and Table 12	Power Save Mode	1.20	0.96	
1	SET1	0x01h - see Table 13 and Table 14	Power Save Mode	1.16	1.40	

### Table 3. Output Presets

Via the I<sup>2</sup>C interface and/or the two preset options, the following output parameters can be changed:

- Output voltage from 0.5V to 1.77V with 10 mV granularity
- Mode of operation: Power Save Mode or forced PWM mode

The slope for transition between different output voltages (Ramp Rate) can be changed via I<sup>2</sup>C as well. The slope applies for all presets globally. See RAMP RATE CONTROLLING for further details.

Since the output parameters can be changed by a dedicated pin for selecting presets and by I<sup>2</sup>C, the following use scenarios are feasible:

- Control the device via VSEL pin only, after programming the presets, to choose and change within the programmed settings.
- Program via I<sup>2</sup>C only. The dedicated VSEL pin has a fixed connection. Changes are conducted by changing the preset values of the active register.
- Dedicated VSEL pin and I<sup>2</sup>C mixed operation. The non active preset might be changed. The VSEL pin is
  used for the transition to the new output condition. Changes within an active preset via I<sup>2</sup>C are feasible as
  well.



#### SLUSAX3-JULY 2012

## DYNAMIC VOLTAGE SCALING

The output voltage can be adjusted dynamically. Each of the two output registers can be programmed individually by setting OV[6:0] in the SET0 and SET1 registers.

SET1 SET2 SET2						
REGISTERS: SET0, SET1, SET2, SET3						
OUTPUT VOLTAGE						
500 mV						
510 mV						
520 mV						
530 mV						
1750 mV						
1760 mV						
1770 mV						

#### Table 4. TPS62366x Output Voltage Settings for Registers SET0 and SET1

If the output voltage is changed at the active register (selected by the VSEL status), these changes apply after the I<sup>2</sup>C command is sent.

## POWER SAVE MODE AND FORCED PWM MODE

The TPS62366x devices feature a Power Save Mode to gain efficiency at light output current conditions. The device automatically transitions in both directions between pulse width modulation (PWM) operation at high load and pulse frequency modulation (PFM) operation at light load current. This maintains high efficiency at both light and heavy load currents. In PFM Mode, the device generates single switching pulses when required to maintain the programmed output voltage.

The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

The output current, at which the device transitions from PWM to PFM operation can be estimated as follows:

$$I_{\text{out, trans}} = \frac{V_{\text{IN}} - V_{\text{out}}}{2} \times \frac{V_{\text{out}}}{V_{\text{IN}}} \times \frac{1}{(f \times L)}$$
(1)

With:

 $V_{IN}$  = Input voltage  $V_{OUT}$  = Output Voltage f = Switching frequency, typ. 2.5 MHz L = Inductance (0.47uH - 1uH nominal)

The TPS62366x is optimized for low output voltage ripple. Therefore, the peak inductor current in PFM mode is kept small and can be calculated as follows:

$$I_{L,PFM,peak} = \frac{I_{ON}}{L} \times (V_{IN} - V_{OUT})$$
<sup>(2)</sup>

And:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 350ns + 20ns$$

L

With:

(3)



The TPS62366x offers a forced PWM mode as well. In this mode, the converter is forced in PWM mode even at light load currents. This comes with the benefit that the converter is operating with lower output voltage ripple. Compared to the PFM mode, the efficiency is lower during light load currents.

According to the output voltage, the Power Save Mode / forced PWM Mode can be programmed individually for each preset via I<sup>2</sup>C by setting the MODE0 and MODE1 bit D7. Table 3 shows the factory presets after enabling the I<sup>2</sup>C. For additional flexibility, the Power Save Mode can be changed at a preset that is currently active.

## **RAMP RATE CONTROLLING**

If the output voltage is changed, the TPS62366x actively controls the voltage ramp rate during the transition. An internal oscillator is embedded for high timing precision.

Figure 41 shows the operation principle. If the output voltage changes, the device changes the output voltage by adjusting through discrete steps with a programmable ramp rate resulting in a corresponding transition time. The connected output capacitor flattens the steps.




Figure 41. Ramp Up and Down

The ramp up/down slope can be programmed via  $I^2C$  interface (see Table 5).

DMD [2:0]	RAMF	P RATE
RMP [2:0]	[mV/µs]	[µs/10mV]
000	32	0.3125
001	16	0.625
010	8	1.25
011	4	2.5
100	2	5
101	1	10
110	0.5	20
111	0.25	40

### Table 5. Ramp Rates

For a transition of the output voltage from  $V_{OUT,A}$  to  $V_{OUT,B}$  and vice versa, the resulting ramp up/down slope can be calculated as

$$\frac{\Delta V_{OUT}}{\Delta t} = 32 \frac{mV}{\mu s} \frac{1}{2^{(RMP[2-0])_2}}$$

(4)

If the device is operating in forced PWM Mode, the device actively controls both the ramp up and down slope.

If Power Save Mode is activated, the ramp up phase follows the programmed slope.

To force the output voltage to follow the ramp down slope in Power Save Mode, the RAMP\_PFM bit needs to be set. This forces the converter to follow the ramp down slope during PFM operation as well.

If the RAMP\_PFM bit is not set in Power Save Mode, the slope can be less at low output currents since the device does not actively source energy back from the output capacitor to the input or it might be sharper at high output currents since the output capacitor is discharged quickly.

Copyright © 2012, Texas Instruments Incorporated

www.ti.com

The TPS62366x ramps taking 20mV steps with a final 10mV step, if required, for reaching the target output voltage.

While the output voltage setpoint is changed in a digital stair step fashion, the output voltage change is linear due to the output capacitor whose voltage cannot change instantaneously.

## SAFE OPERATION AND PROTECTION FEATURES

### Inductor Current Limit

The inductor current limiting prevents the device from drawing high inductor current and excessive current from the battery. Excessive current might occur with a shorted/saturated inductor or a heavy load/shorted output circuit condition.

The incorporated inductor peak current limit measures the current while the high side power MOSFET is turned on. Once the current limit is tripped, the high side MOSFET is turned off and the low side MOSFET is turned on to ramp down the inductor current. This prevents high currents to be drawn from the battery.

Once the low side MOSFET is on, the low side forward current limit keeps the low side MOSFET on until the current through it decreases below the low side forward current limit threshold.

The negative current limit acts if current is flowing back to the battery from the output. It works differently in PWM and PFM operation. In PWM operation, the negative current limit prevents excessive current from flowing back through the inductor to the battery, preventing abnormal voltage conditions at the switching node. In PFM operation, a zero current limits any power flow back to the battery by preventing negative inductor current.

### **Die Temperature Monitoring and Over Temperature Protection**

The TPS62366x offers two stages of die temperature monitoring and protection.

The Early Warning Monitoring Feature monitors the device temperature and provides the host an indication that the die temperature is in the higher range. If the device's junction temperature,  $T_J$ , exceeds 120°C typical, the TJEW bit is set high. To avoid the thermal shutdown being triggered, the current drawn from the TPS62366x should be reduced at this early stage.

The Over Temperature Protection feature disables the device if the temperature increases due to heavy load and/or high ambient temperature. It monitors the device die temperature and, if required, triggers the device into shutdown until the die temperature falls sufficiently.

If the junction temperature,  $T_J$ , exceeds 150°C typical, the device goes into thermal shutdown. In this mode, the power stage is turned off. During thermal shutdown, the I<sup>2</sup>C interface remains operable. All register values are kept.

For the thermal shutdown, a hysteresis of 20°C typical is implemented allowing the device to cool after the shutdown is triggered. Once the junction temperature  $T_J$  cools down to 130°C typical, the device resumes operation.

If a thermal shutdown has occurred, the TJTS bit is latched and remains a logic high as long as VDD and AVIN are present and until the bit is reset by the host.

#### Input Under Voltage Protection

The input under voltage protection is implemented in order to prevent operation of the device for low input voltage conditions. If the device is enabled, it prevents the device from switching if AVIN falls below the under voltage lock out threshold. If the AVIN under voltage protection threshold is tripped, the device goes into under voltage shutdown instantaneously, turning the power stage off and resetting all internal registers. The input under voltage protection is also implemented on the VDD input. If the VDD under voltage protection threshold is tripped, the device resets all internal registers.

A under voltage lock out hysteresis of V<sub>UVLO,HYST(AVIN)</sub> at AVIN and V<sub>UVLO,HYST(VDD)</sub> at VDD is implemented.

The I<sup>2</sup>C compatible interface remains fully functional if AVIN and VDD are present. If the under voltage lock out of AVIN or VDD is triggered during operation, all internal registers are reset to their default values. Figure 42 shows the UVLO block diagram.



SLUSAX3-JULY 2012




Figure 42. UVLO State Chart

By connecting VIN and AVIN to the same potential, VIN is included in the under voltage monitoring. If a low pass input filter is applied at AVIN (not mandatory for the TPS62366x), the delay and shift in the voltage level can be calculated by taking the typical quiescent current  $I_Q$  at AVIN. As an example, for  $I_Q$  and 10 $\Omega$  series resistance, this results in a minimal static shift of approx. 560µV.

VIN and AVIN must be connected to the same source for proper device operation.



www.ti.com

## **APPLICATION INFORMATION**

## I<sup>2</sup>C INTERFACE

### **Serial Interface Description**

I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A *master* device, usually a micro controller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A *slave* device receives and/or transmits data on the bus under control of the master device.

The TPS62366x device works as a *slave* and supports the following data transfer *modes*, as defined in the  $I^2C$ -Bus Specification:

- Standard mode (100 kbps)
- Fast mode (400 kbps)
- Fast mode plus (1Mbps)
- High-speed mode (3.4 Mbps)

The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as VDD and AVIN are present in the specified range. Tripping the under voltage lock out of AVIN or VDD deletes the registers and establishes the default values once the supply is present again.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as HS-mode. The TPS62366x device supports 7-bit addressing. 10-bit addressing and general call addressing are not supported.


Table 6 shows the TPS62366x devices and their assigned I<sup>2</sup>C addresses.

	I <sup>2</sup> C ADDRESS			
DEVICE OPTION	HEXADECIMAL CODED	BINARY CODED		
TPS62366A	(0x60) <sub>HEX</sub>	(110 0000) <sub>2</sub>		
TPS62366B	(0x60) <sub>HEX</sub>	(110 0000) <sub>2</sub>		

#### Table 6. I<sup>2</sup>C Address

#### **F/S-Mode Protocol**

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 43. All I<sup>2</sup>C-compatible devices should recognize a start condition.







# TPS62366A, TPS62366B

#### www.ti.com

SLUSAX3-JULY 2012

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 44). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 45) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




Figure 44. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 43). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section results in 00h being read out.




Figure 45. Acknowledge on the I<sup>2</sup>C Bus

TEXAS INSTRUMENTS

www.ti.com

SLUSAX3-JULY 2012




Figure 46. Bus Protocol

### **HS-Mode Protocol**

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.


The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps operation.

The master then generates a *repeated start condition* (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section results in 00h being read out.

## I<sup>2</sup>C UPDATE SEQUENCE

The TPS62366x requires a start condition, a valid  $I^2C$  address, a register address byte, and a data byte for a single update. After the receipt of each byte, the TPS62366x device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid  $I^2C$  address selects the TPS62366x. The TPS62366x performs an update on the falling edge of the acknowledge signal that follows the LSB byte.



# TPS62366A, TPS62366B

www.ti.co	om						SLU	SAX3-JULY 2012
∢	7	→ 1   1	8	───▶ 1   1	F 7	<b>&gt; </b> 1   1 <b> ∢</b>		<b>▶</b>   1   1
S	Slave Address	R/W A	Register Address	A Sr	Slave Address	R/W A	Data	ĀP
<u> </u>		"0" Write	*			"1" Read		
	From Master to TPS6; From TPS62366x to N		A = Acknowledge S = START condition Sr = REPEATED START condit P = STOP condition Figure 48. Read		sfer Format in	F/S-Mode		
<b>k</b>	F/S Mode				Mode			- F/S Mode
1  ◀───	8	▶ 1   1  ←	7 ──── 1	1 🖌	8	8	→ 1   1	
S	HS-Master Code	A Sr	Slave Address R/W	A Registe	r Address A	Data	A/A P	
					Data Transf			

		Data Transferred(n x Bytes + Acknowledge)	1	
		(ITX Dytes + Authomouge)	•	<ul> <li>H/S Mode continues</li> </ul>
From Master to TPS62366x	$\frac{A}{\overline{A}} = Acknowledge$ $\overline{A} = Acknowledge$		Sr	Slave Address
From TPS62366x to Master	S = START condition Sr = REPEATED START condition P = STOP condition			

Figure 49. Data Transfer Format in H/S-Mode

## Slave Address Byte

**STRUMENTS** 

MSB							LSB
Х	Х	Х	Х	Х	Х	A1	A0

The slave address byte is the first byte received following the START condition from the master device.

## Register Address Byte

MSB							LSB
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TPS62366x, which contains the address of the register to be accessed.

## I<sup>2</sup>C REGISTER RESET

The I<sup>2</sup>C registers can be reset by pulling VDD below the VDD Under Voltage Level,  $V_{DD,UVLO}$ . VDD can be used as a hardware reset function to reset the registers to defaults, if VDD is supplied by a GPIO of the host. The host's GPIO must be capable of driving  $I_{VDD,max}$ .

Refer to the Input Under Voltage Protection section for details.

## PULL DOWN RESISTORS

The EN and VSEL inputs feature internal pull down resistors to discharge the potential if one of the pins is not connected or is triggered by a high impedance source. See Figure 50. By default, the pull down resistors are enabled.




Figure 50. Pull Down Resistors at EN and VSEL pins

NSTRUMENTS

**EXAS** 

If a pin is read as a logic HIGH, its pull down resistor is disconnected dynamically to reduce power consumption.

To achieve lowest possible quiescent current or if external pull up/down resistors are employed, the internal pull down resistors can be disabled individually at EN and VSEL by I<sup>2</sup>C programming the registers PD\_EN and PD\_VSEL.

## INPUT CAPACITOR SELECTION

The input capacitor is required to buffer the pulsing current drawn by the device at VIN and reducing the input voltage ripple. The pulsing current is originated by the operation principles of a step down converter.

Low ESR input capacitors are required for best input voltage filtering and minimal interference with other system components. For best performance, ceramic capacitors with a low ESR at the switching frequency are recommended. X7R or X5R type capacitors should be used.

A ceramic input capacitor in the nominal range of  $C_{IN} = 4.7\mu F$  to  $22\mu F$  should be a good choice for most application scenarios. In general, there is no upper limit for increasing the input capacitor.

For typical operation, a 10µF X5R type capacitor is recommended. Table 7 shows a list of recommended capacitors.

CAPACITANCE [µF]	ТҮРЕ	DIMENSIONS L x W x H [mm <sup>3</sup> ]	MANUFACTURER
10	GRM188R60J106M	0603: 1.6 x 0.8 x 0.8	Murata
10	CL10A106MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung
22	GRM188R60G226M	0603: 1.6 x 0.8 x 0.8	Murata
22	CL10A106MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung

### **Table 7. List of Recommended Capacitors**

## **DECOUPLING CAPACITORS AT AVIN, VDD**

Noise impacts can be reduced by buffering AVIN and VDD with a decoupling capacitor. It is recommended to buffer AVIN and VDD with a X5R or X7R ceramic capacitor of at least  $0.1\mu$ F connected between AVIN, AGND and VDD, AGND respectively. The capacitor closest to the pin should be kept small (<  $0.22\mu$ F) in order to keep a low impedance at high frequencies. In general, there is no upper limit for the total capacitance.

## INDUCTOR SELECTION

The choice of the inductor type and value has an impact on the inductor ripple current, the transition point of PFM to PWM operation, the output voltage ripple and accuracy. The subsections below support for choosing the proper inductor.

### Inductance Value

The TPS62366x is designed for best operation with a nominal inductance value of 1µH.

Inductances down to 0.47µH nominal may be used to improve the load transient behavior or to decrease the total solution size. See OUTPUT FILTER DESIGN for details.

Depending on the inductance, using inductances lower than 1µH results in a higher inductor current ripple. It can be calculated as:

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

With:

 $V_{IN}$  = Input Voltage  $V_{OUT}$  = Output Voltage f = Switching frequency, typ. 2.5MHz L = Inductance (5)



(6)

#### www.ti.com

#### **Inductor Saturation Current**

The inductor needs to be selected for its current rating. To pick the proper saturation current rating, the maximum inductor current can be calculated as:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_{L}}{2}$$

With:

 $\Delta I_L$  = Inductor ripple current (see Equation 5)

I<sub>OUT,MAX</sub> = Maximum output current

Since the inductance can be decreased by saturation effects and temperature impact, the inductor needs to be chosen to have an effective inductance of at least 0.3µH under temperature and saturation effects.

Table 8 shows a list of inductors that have been used with the TPS62366x. Special care needs to be taken for choosing the proper inductor, taking e.g. the load profile into account.

INDUCTANCE [µH]	SATURATION CURRENT RATING <sup>(1)</sup> (ΔL/L =30%, typ) [A]	TEMPERATURE CURRENT RATING <sup>(1)</sup> (ΔT =40°C, typ) [A]	DIMENSIONS L x W x H [mm <sup>3</sup> ]	DC RESISTANCE [mΩ typ]	ТҮРЕ	MANUFACTURER
1.0	5.4	11.0	4.0 x 4.0 x 2.1	11	XFL4020-102ME1.0	Coilcraft
1.0	4.7	3.6	3.2 x 2.5 x 1.2	34	DFE322512C	Toko
1.0	6.0	4.1	4.4 x 4.1 x 1.2	38	SPM4012	TDK
1.0	4.7	3.8	3.2 x 2.5 x 1.2	35	PILE32251B- 1R0MS-11 <sup>(2)</sup>	Cyntec
1.0	4.5	7.0	4.15 x 4.0 x 1.8	24	PIMB042T-1R0MS- 11	Cyntec
1.0	4.2	3.7	2.5 x 2.0 x 1.2	38	DFE252012R -H- 1R0N <sup>(2)</sup>	Toko
0.47	6.6	11.2	4.0 x 4.0 x 1.5	8	XFL4015-471M	Coilcraft
0.47	5	4.5	2.5 x 2.0 x 1.2	23	PIFE25201B- R47MS-11 <sup>(2)</sup>	Cyntec
0.47	5.2	4.4	2.5 x 2.0 x 1.2	27	DFE252012R -H- R47N <sup>(3)</sup>	Toko

#### Table 8. List of Recommended Inductors

(1) Excessive inductor temperature might result in a further effective inductance drop which might be below or close to the max. current limit threshold, I<sub>LIM,max</sub>, depending on the inductor, use case and thermal board design. Proper saturation current rating must be verified, taking into account the use scenario and thermal board layout.

(2) Product preview, release planned for Q3/4 2012. Contact manufacturer for details.

(3) Under development, typ. data might change. Contact manufacturer for schedule and details.

## OUTPUT CAPACITOR SELECTION

The unique hysteretic control scheme allows the use of tiny ceramic capacitors. For best performance, ceramic capacitors with low ESR values are recommended to achieve high conversion efficiency and low output voltage ripple. For stable operation, X7R or X5R type capacitors are recommended.

The TPS62366x is designed to operate with a minimum output capacitor of  $10\mu$ F for a  $1\mu$ H inductor and  $2x10\mu$ F for a  $0.47\mu$ H inductor, placed at the device's output. In addition, a  $0.1\mu$ F capacitor can be added to the output to reduce the high frequency content created by a very sudden load change. For stability, an overall maximum output capacitance must not be exceeded. See OUTPUT FILTER DESIGN.

Table 7 shows a list of tested capacitors. The TPS62366x is not designed for use with polymer, tantalum, or electrolytic output capacitors.



## **OUTPUT FILTER DESIGN**

The inductor and the output capacitors create the output filter. The output capacitors consist of  $C_{OUT}$  and buffer capacitors at the load,  $C_{LOAD}$ . See Figure 51. Buffering the load by ceramic capacitors,  $C_{LOAD}$ , improves the voltage quality at the load input and the dynamic load step behavior. This is especially true if the trace between the TPS62366x and the load is longer than the smallest possible.




Figure 51. L, C<sub>OUT</sub> and C<sub>LOAD</sub> Forming the Output Filter

Depending on the chosen inductor value, a certain minimum output capacitor  $C_{OUT}$  must be present. Also depending on the chosen inductor value, a maximum output and buffer capacitor configuration ( $C_{OUT} + C_{LOAD}$ ) must not be exceeded. Figure 52 shows the range of L,  $C_{OUT}$  and  $C_{LOAD}$  that create a stable output filter.




Figure 52. Recommended L, C<sub>OUT</sub> and C<sub>LOAD</sub> Combinations

Within the allowed output filter range, a certain filter can be chosen to improve further on application specific key parameters.

The choice of the inductance, L, affects the inductor current ripple, output voltage ripple, the PFM to PWM transition point and the PFM operation switching frequency.

The TPS62366x is designed for operation with a nominal inductance value of 1 $\mu$ H. Inductances down to 0.47 $\mu$ H nominal may be used to improve the load transient behavior (see Figure 31 and Figure 34) or to decrease the total solution size. This increases the inductor current ripple (see Equation 5). As a consequence, the output voltage ripple is increased if the output capacitance is kept constant. The increased inductor ripple current also causes higher peak inductor currents (see Equation 6), requiring a higher saturation current rating. Furthermore, the PFM switching frequency is decreased (see Figure 38) and the automatic PFM to PWM transition occurs at a higher output current (see Equation 1).

The choice of the output and buffer capacitance ( $C_{OUT}$  and  $C_{LOAD}$ ) affects the load step behavior, output voltage ripple, PFM switching frequency and output voltage transition time.

A higher output capacitance improves the load step behavior and reduces the output voltage ripple as well as decreasing the PFM switching frequency. For very large output filter combinations, the output voltage might be slower than the programmed ramp rate at voltage transitions (see RAMP RATE CONTROLLING) because of the higher energy stored on the output capacitance. At startup, the time required to charge the output capacitor to 0.5V might be longer. At shutdown, if the output capacitor is discharged by the internal discharge resistor (see ENABLING AND DISABLING THE DEVICE), this requires more time to settle V<sub>OUT</sub> down as a consequence of the increased time constant  $\tau = R_{DISCHARGE} \times (C_{OUT} + C_{LOAD})$ .



For further performance or specific demands, these values might be tweaked. In any case, the loop stability should be checked since the control loop stability might be affected. At light loads, if the device is operating in PFM Mode, choosing a higher value minimizes the voltage ripple resulting in a better DC output accuracy.

## THERMAL AND DEVICE LIFETIME INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Proper PCB layout, focusing on thermal performance, results in lower die temperatures. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different layers. Proper This results in reduced junction-to-ambient ( $\theta_{JA}$ ) and junction-to-board ( $\theta_{JB}$ ) thermal resistances and thereby reduces the device junction temperature, T<sub>J</sub>.

The TI reliability requirement for the silicon chip's life time (100K Power-On-Hours at  $T_J = 105^{\circ}$ C) is affected by the junction temperature and the continuously drawn output current. In order to be consistent with the TI reliability requirement for the silicon chips (100000 Power-On-Hours at  $T_J = 105^{\circ}$ C), the average output current  $I_{OUT,avg}$  should not continuously exceed 2550mA so as to prevent electromigration failure in the SW pins solder bumps.

Exceeding  $I_{OUT,avg}$  and/or  $T_{J,max}$  might affect the device reliability by electromigration. Electromigration is a physical effect of wafer chip scale packages in general, being a first order function of DC current and temperature.

Refer to the application note TPS62366x Thermal and Device Lifetime Information (SLVA525) for detailed information.

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and IC Package Thermal Metrics Application Note (SPRA953).

## PCB LAYOUT

The PCB layout is an important step to maintain the high performance of the TPS62366x. Both the high current and the fast switching nodes demand full attention to the PCB layout to save the robustness of the TPS62366x through the PCB layout. Improper layout might show the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency.

### Signal Routing Strategy

The TPS62366x is a mixed signal IC. Depending on the function of a pin or trace, different board layout strategies must be addressed to achieve a good design. Due to the nature of a switching converter, some signals are sensitive to influence from other signals (aggressors). The sense lines, SENSE+ and SENSE-, are sensitive to the aggressors, which are high bandwidth I/O pins (SCL and SDA) and the switch node (SW) and their connected traces. Special care must be taken to avoid cross-talk between them.

The following recommendations need to be followed:

- PGND, VIN and SW should be routed on thick layers. They must not surround inner signal layers which are not able to withstand interference from noisy PGND, VIN and SW. They create a flux which is determined by the switching frequency. The flux generated affects neighboring layers due to capacitive coupling across layers.
- AGND, AVIN and VDD must be isolated from noisy signals.
- If crossing layers is required for PGND, VIN and SW, they must be dimensioned to support the high currents to not cause high IR drops. In general, changing the layers frequently must be avoided.
- Signal traces, and especially the sense lines (SENSE+ and SENSE-), must be kept away from noisy traces/ signals. Avoid capacitive coupling with neighboring noisy layers by cutting away the overlapping areas close to signal traces. Special care must be taken for the sense lines to avoid inductive / capacitive cross-talk from aggressors, both from noisy lines as well as the external inductor which generates a magnetic field.
- Care should be taken for a proper thermal layout. Wide traces, connecting with vias through the layers, provides a proper thermal path to sink the heat energy created from the device and inductor.

Copyright © 2012, Texas Instruments Incorporated

### **External Components Placement**

The input capacitor at VIN must be placed closest to the IC for proper operation. The decoupling caps at AVIN and VDD reduce noise impacts and should be placed as close to the IC as possible. The output filter, consisting of C<sub>OUT</sub> and L, converts the switching signal at SW to the noiseless output voltage. It should be placed as close as possible to the device keeping the switch node small, for best EMI behavior.

### Trace routing

Route the VIN trace wide and thick to avoid IR drops. The trace between the input capacitor's higher node and VIN as well as the trace between the input capacitor's lower node and PGND must be kept as short as possible. Parasitic inductance on these traces must be kept as tiny as possible for proper device operation.

AVIN and AGND should be isolated from noisy signals. Route AGND to the star ground point where no IR drop occurs. The input cap at AVIN isolates noise. Proceed with VDD and AGND in a similar manner.

The switch node trace, SW, must connect directly to the inductor followed by the output capacitors, COUT. The switch node is an aggressor. Keeping this trace short reduces noise being radiated and improves EMI behavior. The lower node of the output capacitor, C<sub>OUT</sub>, needs to connect to the star ground point. The TPS62366x supports the point of load concept (POL). Input caps at the POL do not need to be placed closest to the IC; they should be placed close to the POL. Route the traces between the TPS62366x's output capacitor and the load's input capacitors direct and wide to avoid losses due to the IR drop.


Connect the sense lines to the POL. This puts into practice the remote sensing concept, allowing the device to regulate the voltage at the POL, compensating IR drops. If possible, make a Kelvin connection to the load device. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND, VIN, and SW, as well as high bandwidth signals such as the I<sup>2</sup>C. Avoid both capacitive as well as inductive coupling by keeping the sense lines short, direct and close to each other. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible. Running the signal as a differential pair is recommended.

The PGND nodes at C<sub>IN</sub> and C<sub>OUT</sub> can be connected underneath the IC at the PGND pins (star point). Make sure that small signal traces returning to the AGND do not share the high current path at PGND to CIN and COUT.

> VIN sw PGND

See Figure 53 for the recommended layout.

Figure 53. Layout Suggestion (top view) with 3225 inductor. Overall Solution Size: 27.5mm<sup>2</sup>







SLUSAX3-JULY 2012

www.ti.com

### **REGISTER SETTINGS**

#### Overview

## Table 9. TPS62366A Register Settings Overview

		RESET /				REG	ISTER (defa	ult / reset val	ues)		
ADDRESS	REGISTER	DEFAULT	READ / WRITE	MSB							LSB
		STATE		D7	D6	D5	D4	D3	D2	D1	D0
0x00h	SET0	0100 0110	R/W	MODE0				OV0[6:0]			
0x01h	SET1	0100 0010	R/W	MODE1				OV1[6:0]			
0x02h	(Reserved)	XXXX XXXX	-								
0x03h	(Reserved)	XXXX XXXX	-								
0x04h	Ctrl	11xx xxxx	R/W	PD_EN	PD_VSEL						
0x05h	Temp	xxxx x000	R/W						DIS_TS	TJEW	TJTS
0x06h	RmpCtrl	000x x00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM	
0x07h	(Reserved)	XXXX XXXX	-								
0x08h	Chip_ID	4004.00	R								
0x09h	Chip_ID	1001 00xx	ĸ								

## Table 10. TPS62366B Register Settings Overview

				REGISTER (default / reset values)							
ADDRESS	REGISTER	RESET / DEFAULT	READ / WRITE	MSB							LSB
		STATE	Minite	D7	D6	D5	D4	D3	D2	D1	D0
0x00h	SET0	0010 1110	R/W	MODE0				OV0[6:0]			
0x01h	SET1	0101 1010	R/W	MODE1				OV1[6:0]			
0x02h	(Reserved)	xxxx xxxx	-								
0x03h	(Reserved)	XXXX XXXX	-								
0x04h	Ctrl	11xx xxxx	R/W	PD_EN	PD_VSEL						
0x05h	Temp	xxxx x000	R/W						DIS_TS	TJEW	TJTS
0x06h	RmpCtrl	000x x00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM	
0x07h	(Reserved)	XXXX XXXX	-								
0x08h	Chip_ID	1001 01xx	R								
0x09h	Chip_ID	1001 01XX	ĸ								

SLUSAX3-JULY 2012

## Register 0x00h Description: SET0

The register settings apply by choosing SET0 (VSEL = LOW).

## Table 11. TPS62366A Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write												
BIT	NAME	DEFA	ULT		DESCRIPTION								
D7	MODE0	MSB	0	0 = PFM / P	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation								
D6			1		age for SET0								
D5			0	Default: (10	$0\ 0110)_2 = 1.2V$								
D4			0	D6-D0	Output voltage								
D3			0	000 0000	500 mV								
D2	OV0[6:0]										4	000 0001	510 mV
DZ	2		1	000 0010	520 mV								
D1			1										
			1	111 1111	1770 mV								
D0		LSB	0	V <sub>OUT</sub> = (xxx	xxxx) <sub>2</sub> × 10mV + 500 mV								

#### Table 12. TPS62366B Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write															
BIT	NAME	DEFA	ULT		DESCRIPTION											
D7	MODE0	MSB	0	0 = PFM / P	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation											
D6			0		age for SET0											
D5			1	Default: (01	$0 1110)_2 = 0.96V$											
D4			0	D6-D0	Output voltage											
D3			1	000 0000	500 mV											
D2	OV0[6:0]	1												1	000 0001	510 mV
DZ			I	000 0010	520 mV											
D1									1							
			1	111 1111	1770 mV											
D0		LSB	0	V <sub>OUT</sub> = (xxx	x xxxx) <sub>2</sub> × 10mV + 500 mV											

38 Submit Documentation Feedback



SLUSAX3-JULY 2012

www.ti.com

## Register 0x01h Description: SET1

The register settings apply by choosing SET1 (VSEL = HIGH).

## Table 13. TPS62366A Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write											
BIT	NAME	DEFA	ULT		DES	CRIPTION						
D7	MODE1	MSB	0	0 = PFM / P	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation							
D6			1	Output volta								
D5			0	Default: (100	0 0010) <sub>2</sub> = 1.16V							
D4			0	D6-D0	Output voltage							
D3			0	000 0000	500 mV							
D2	OV1[6:0]								_	000 0001	510 mV	
DZ	02		0	000 0010	520 mV							
D1			1									
				111 1111	1770 mV							
D0		LSB	0	V <sub>OUT</sub> = (xxx	xxxx) <sub>2</sub> × 10mV + 500 mV							

#### Table 14. TPS62366B Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write																
BIT	NAME	DEFA	ULT		DESCRIPTION												
D7	MODE1	MSB	0	0 = PFM / F	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation												
D6			1		age for SET1												
D5			0	Default: (10	$111010)_2 = 1.40V$												
D4			1	D6-D0	Output voltage												
D3			1	000 0000	500 mV												
D2	OV1[6:0]	:0]													0	000 0001	510 mV
DZ				0	000 0010	520 mV											
D1			1														
			1	111 1111	1770 mV												
D0		LSB	0	V <sub>OUT</sub> = (xxx	x xxxx) <sub>2</sub> × 10mV + 500 mV												

Copyright © 2012, Texas Instruments Incorporated



#### SLUSAX3-JULY 2012

## Register 0x04h Description: Ctrl

REGIST	ER ADDRESS	: 0x04h Re	ad / Wr	ite
BIT	NAME	DEFAULT		DESCRIPTION
D7	PD_EN	MSB	1	EN internal pull down resistor 0 = disabled 1 = enabled
D6	PD_VSEL		1	VSEL internal pull down resistor 0 = disabled 1 = enabled
D5			х	Reserved for future use
D4			х	Reserved for future use
D3			х	Reserved for future use
D2			х	Reserved for future use
D1			х	Reserved for future use
D0		LSB	х	Reserved for future use

## Register 0x05h Description: Temp

## Table 16. TPS62366x Register 0x05h Description

REGIST	REGISTER ADDRESS: 0x05h Read/Write									
BIT	NAME	DEFAULT		DESCRIPTION						
D7		MSB	х	Reserved for future use						
D6			х	Reserved for future use						
D5			х	Reserved for future use						
D4			х	Reserved for future use						
D3			х	Reserved for future use						
D2	DIS_TS		0	Disable temperature shutdown feature 0 = Temperature shutdown enabled 1 = Temperature shutdown disabled (not recommended)						
D1	TJEW		0	$ \begin{array}{l} T_J \mbox{ early warning bit} \\ 0 = T_J < 120^\circ C \mbox{ (typ)} \\ 1 = T_J \ge 120^\circ C \mbox{ (typ)} \end{array} $						
D0	TJTS		0	T <sub>J</sub> temperature shutdown bit 0 = die temperature within the valid range 1 = temperature shutdown was triggered						
		LSB		Bit needs to be reset after it has been latched.						



SLUSAX3-JULY 2012

## Register 0x06h Description: RmpCtrl

REG	ISTER ADDRE	SS: 0x0	6h Re	ad/Write					
BIT	NAME	DEFA	ULT	DESCRIPTION					
		MSB		Output vol	tage ramp timing				
D7			0	D7-D5	Slope				
				000	32 mV / µs				
				001	16 mV / μs				
				010	8 mV / µs				
D6	RMP[2:0]		0						
				110	0.5 mV / µs				
				111	0.25 mV / μs				
D5			0	$\frac{\Delta V_{OUT}}{\Delta t}$	$\frac{1}{\mu s} = 32 \frac{mV}{\mu s} \frac{1}{2^{(RMP[2-0])_2}}$				
D4			х	Reserved	for future use				
D3			х	Reserved	for future use				
D2	EN_DISC		0	Active output capacitor discharge at shutdown 0 = disabled 1 = enabled					
D1	RAMP_PFM		0	0 = output	Defines the ramp behavior if the device is in Power Save (PFM) mode 0 = output cap is discharged by the load only 1 = output voltage is forced to follow the ramp down slope				
D0		LSB	х	Reserved	for future use				

## Table 17. TPS62366x Register 0x06h Description

# Register 0x07h Description: (Reserved)

REGISTE	REGISTER ADDRESS: 0x07h										
BIT	NAME	DEFAULT		DESCRIPTION							
D7		MSB	х	Reserved for future use							
D6			х	Reserved for future use							
D5			х	Reserved for future use							
D4			х	Reserved for future use							
D3			х	Reserved for future use							
D2			х	Reserved for future use							
D1			х	Reserved for future use							
D0		LSB	х	Reserved for future use							

SLUSAX3-JULY 2012

## Register 0x08h, 0x09h Description Chip\_ID:

Table 19. TPS62366x Register 0x08h and 0x09h Description	Table 19.	TPS62366x	Register	0x08h and	0x09h	Description
--	-----------	-----------	----------	-----------	-------	-------------

REG	REGISTER ADDRESS: 0x08h, 0x09 Read												
BIT	NAME	DEFA	ULT	DESCRIPTION									
D7		MSB	1										
D6			0	Vardar ID	Vendor ID								
D5			0	vendor ID									
D4			1										
D3			x	D3-D2	Part number ID								
20	20			Â	00	TPS62366A							
				01	TPS62366B								
D2	D2				x	10	-						
					11	-							
D1			x	D1-D0	Chip revision ID								
				00	Rev. 1								
				01	Rev. 2								
D0			х	10	Rev. 3								
		LSB		11	Rev. 4								



SLUSAX3-JULY 2012

www.ti.com

**EXAS** 

**INSTRUMENTS** 

#### PACKAGE SUMMARY




Figure 54. Package Marking and Dimensions

### CHIP SCALE PACKAGE DIMENSIONS

The TPS62366x device is available in a 16-bump chip scale package (YZH, NanoFree<sup>™</sup>). The package dimensions are given as:

- D = 2.076mm (+/- 0.03mm)
- E = 2.076mm (+/- 0.03mm)



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Draining		<b>u</b> .y	(2)	(6)	(3)		(4/5)	
TPS62366AYZHR	ACTIVE	DSBGA	YZH	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62366A	Samples
TPS62366AYZHT	ACTIVE	DSBGA	YZH	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62366A	Samples
TPS62366BYZHR	ACTIVE	DSBGA	YZH	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62366B	Samples
TPS62366BYZHT	ACTIVE	DSBGA	YZH	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62366B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62366AYZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62366AYZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62366BYZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62366BYZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1



# PACKAGE MATERIALS INFORMATION

7-Feb-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62366AYZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0
TPS62366AYZHT	DSBGA	YZH	16	250	182.0	182.0	20.0
TPS62366BYZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0
TPS62366BYZHT	DSBGA	YZH	16	250	182.0	182.0	20.0


# YZH0016



# **PACKAGE OUTLINE**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# YZH0016

# **EXAMPLE BOARD LAYOUT**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).




# YZH0016

# **EXAMPLE STENCIL DESIGN**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated