







TPS62A03, TPS62A03A SLUSFD4 – AUGUST 2024

# TPS62A03x 3A, High-Efficiency, Synchronous, Buck Converter in a SOT563 Package

### 1 Features


- 2.5V to 5.5V input voltage range
- 0.6V to V<sub>IN</sub> adjustable output voltage range
- $42m\Omega$  and  $27.5m\Omega$  low  $R_{DSON}$  switches
- < 28.5µA quiescent current</li>
- 1.2V I/O logic voltage support
- 1% feedback accuracy (0°C to 125°C)
- 100% mode operation
- 2.2MHz switching frequency
- · Power save mode or PWM option available
- · Power-good output pin
- Short-circuit protection (HICCUP)
- · Internal soft start-up
- · Active output discharge
- Thermal shutdown protection
- Pin-to-pin compatible with the TLV62585 (DRL)

# 2 Applications

- · Set top box, TV applications
- IP network camera, Multi-function printer
- · Wireless router, solid state drive
- · Battery-powered applications
- General purpose point-of-load supply

# 3 Description

The TPS62A03 and TPS62A03A are synchronous, step-down, buck DC/DC converters designed for high efficiency and compact design size. The devices integrate switches capable of delivering an output current up to 3A. At medium to heavy loads, the



devices operate in pulse width modulation (PWM) mode with 2.2MHz switching frequency. At light load, the TPS62A03 automatically enters power save mode (PSM) maintaining high efficiency over the entire load current range. The TPS62A03A variant of this device operates in PWM mode across the whole load current range with a fixed switching frequency. In shutdown, the current consumption is minimal for both devices.

The TPS62A03 and TPS62A03A provide an adjustable output voltage through an external resistor divider. An internal soft-start circuit limits the inrush current during start-up. Overcurrent protection and thermal shutdown protect device and application under fault conditions. A power good signal indicates that the output voltage is in correct regulation. The devices are available in a SOT563 package.

### **Package Information**


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS62A03	DRL (SOT-563, 6)	1.60mm × 1.60mm
TPS62A03A	DRL (301-303, 0)	1.00111111 ^ 1.00111111

- (1) For more information, see Section 11.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

### **Device Information**

PART NUMBER <sup>(1)</sup>	OPERATION MODE	OUTPUT CURRENT
TPS62A03	PSM, PWM	3A
TPS62A03A	FPWM	3A

(1) See the Device Comparison Table.



Efficiency vs Output Current at 5VIN



# **Table of Contents**

1 Features	1 1	8 Application and Implementation 8.1 Application Information 8.2 Typical Application
4 Device Comparison Table		8.3 Power Supply Recommendat
5 Pin Configuration and Functions	3	8.4 Layout
6 Specifications	4	9 Device and Documentation Sup
6.1 Absolute Maximum Ratings	4	9.1 Device Support
6.2 ESD Ratings	4	9.2 Receiving Notification of Doc
6.3 Recommended Operating Conditions	4	9.3 Support Resources
6.4 Thermal Information	4	9.4 Trademarks
6.5 Electrical Characteristics	<mark>5</mark>	9.5 Electrostatic Discharge Cauti
6.6 Typical Characteristics	6	9.6 Glossary
7 Detailed Description	7	10 Revision History
7.1 Overview	7	11 Mechanical, Packaging, and O
7.2 Functional Block Diagram		Information
7.3 Feature Description	7	11.1 Tape and Reel Information
7.4 Device Functional Modes		•

8 Application and Implementation	. 10
8.1 Application Information	. 10
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	. 13
9 Device and Documentation Support	14
9.1 Device Support	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 14
9.4 Trademarks	.14
9.5 Electrostatic Discharge Caution	.14
9.6 Glossary	.14
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 14
11.1 Tape and Reel Information	. 15



# **4 Device Comparison Table**

Device Number	Output Current	Package	Operation Mode
TPS62A03DRLR	3A	SOT-563	PSM, PWM
TPS62A03ADRLR	3A	SOT-563	FPWM

# **5 Pin Configuration and Functions**




Figure 5-1. 6-Pin DRL SOT-563 Package (Top View)

**Table 5-1. Pin Functions** 

SOT563-6		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	IIFEV/	DESCRIPTION	
EN	4	I	Device enable logic input. Logic high enables the device. Logic low disables the device and turns the device into shutdown. Do not leave the pin floating.	
FB	5	I	Feedback pin for the internal control loop. Connect this pin to an external feedback divider.	
GND	1	G	Ground pin	
PG	6	0	Power-good open-drain output pin. The pullup resistor cannot be connected to any voltage higher than 5.5V. If unused, leave the pin open or connect to GND.	
SW	2	0	Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.	
VIN	3	I	Power supply voltage pin	

(1) I = Input, O = Output, G = Ground



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

	, , , , , , , , , , , , , , , , , , , ,	MIN	MAX	UNIT
Pin voltage <sup>(2)</sup>	VIN, EN, PG	-0.3	6	V
	SW, DC	-0.3	V <sub>IN</sub> + 0.3	V
	SW, transient < 10ns	-3.0	10	V
	FB	-0.3	3	V
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the network ground terminal.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

Over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input supply voltage range		2.5		5.5	V
V <sub>OUT</sub>	Output voltage range		0.6		V <sub>IN</sub>	V
I <sub>OUT</sub>	Output current range	TPS62A03			3	Α
L	Effective inductance			1.0		μH
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> < 1.2V		44		μF
C <sub>OUT</sub>	Output capacitance	1.2V ≤ V <sub>OUT</sub> < 1.8V		22		μF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> ≥ 1.8V		22		μF
I <sub>PG</sub>	Power-Good input current capability		0		1	mA
TJ	Operating junction temperature	Operating junction temperature	-40		125	°C

# 6.4 Thermal Information

		TPS62A03x	
THERMAL METRIC <sup>(1)</sup>		DRL (SOT-563)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	92.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.6	°C/W
Ψлт	Junction-to-top characterization parameter	4.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




# **6.5 Electrical Characteristics**

 $T_J = -40$ °C to +125°C,  $V_{IN} = 2.5$ V to 5.5V. Typical values are at  $T_J = 25$ °C and  $V_{IN} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I <sub>Q(VIN)</sub>	VIN quiescent current	Non-switching, V <sub>EN</sub> = High, V <sub>FB</sub> = 610mV		28.5		μA
I <sub>SD(VIN)</sub>	VIN shutdown supply current	V <sub>EN</sub> = Low; T <sub>J</sub> = 85°C		0.15	2	μA
UVLO						
V <sub>UVLO(R)</sub>	VIN UVLO rising threshold	V <sub>IN</sub> rising	2.3	2.4	2.5	V
V <sub>UVLO(F)</sub>	VIN UVLO falling threshold	V <sub>IN</sub> falling	2.2	2.3	2.4	V
ENABLE	'					
V <sub>EN(R)</sub>	EN high-level input voltage	EN rising, enable switching			0.8	V
V <sub>EN(F)</sub>	EN low-level input voltage	EN falling, disable switching	0.4			V
V <sub>EN(LKG)</sub>	EN Input leakage current	V <sub>EN</sub> = 5V			100	nA
REFERENCE VO	OLTAGE					
V <sub>FB</sub>	FB voltage	T <sub>J</sub> = 0°C to 125°C, PWM mode	594	600	606	mV
V <sub>FB</sub>	FB voltage	PWM mode	591	600	609	mV
I <sub>FB(LKG)</sub>	FB input leakage current	V <sub>FB</sub> = 0.6V			100	nA
SWITCHING FR	EQUENCY					
f <sub>SW(FCCM)</sub>	Switching frequency, FPWM operation	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.8V		2200		kHz
STARTUP						
	Internal fixed soft-start time	From EN = High to V <sub>FB</sub> = 0.56V; V <sub>OUT</sub> = 0.6V; T <sub>J</sub> = 0°C to 85°C			1	ms
POWER STAGE					'	
R <sub>DSON(HS)</sub>	High-side MOSFET on-resistance	V <sub>IN</sub> = 5V		42		mΩ
R <sub>DSON(LS)</sub>	Low-side MOSFET on-resistance	V <sub>IN</sub> = 5V		28		mΩ
OVERCURRENT	T PROTECTION					
I <sub>HS(OC)</sub>	High-side peak current limit	TPS62A03	3.9	5		Α
I <sub>LS(OC)</sub>	Low-side valley current limit	TPS62A03		4.2		Α
IL <sub>PEAK(min)</sub>	Valley inductor current in PSM			0.47		Α
POWER GOOD	'				'	
V <sub>PGTH</sub>	Power Good threshold	PG low, FB falling		93.5		%
V <sub>PGTH</sub>	Power Good threshold	PG high, FB rising		96		%
	PG delay falling			35		μs
	PG delay rising			10		μs
I <sub>PG(LKG)</sub>	PG pin Leakage current when open drain output is high	V <sub>PG</sub> = 5V			100	nA
	PG pin output low-level voltage	I <sub>PG</sub> = 1mA			400	mV
OUTPUT DISCH	IARGE					
	Output discharge current on SW pin	V <sub>IN</sub> = 3V, V <sub>OUT</sub> = 2.0V		120		mA
THERMAL SHU	TDOWN					
T <sub>J(SD)</sub>	Thermal shutdown threshold	Temperature rising		165		°C
T <sub>J(HYS)</sub>	Thermal shutdown hysteresis			20		°C



# 6.6 Typical Characteristics






Figure 6-2. Shutdown Current vs Junction Temperature




# 7 Detailed Description

### 7.1 Overview

The TPS62A03x is a high-efficiency, synchronous, step-down converter. The device operates with an adaptive off time with a peak current control scheme. The device operates typically at 2.2MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the  $V_{IN}/V_{OUT}$  ratio, a simple circuit sets the required off time for the low-side MOSFET, making the switching frequency relatively constant regardless of the variation of the input voltage, output voltage, and load current.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Power Save Mode

The TPS62A03 version of the device automatically enters power save mode to improve efficiency at light load when the inductor current becomes discontinuous. In power save mode, the converter reduces the switching frequency and minimizes current consumption. In power save mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or adding a feedforward capacitor.



The TPS62A03A version of the device does not have the power saving functionality and preserves the switching frequency at all load conditions.

### 7.3.2 100% Duty Cycle Low Dropout Operation

The device offers low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

$$V_{IN(MIN)} = V_{OUT} + I_{OUT} \times (R_{DS(ON)} + R_L)$$
(1)

### where

- R<sub>DS(ON)</sub> = High-side FET on-resistance
- R<sub>L</sub> = Inductor ohmic resistance (DCR)

### 7.3.3 Soft Start

After enabling the device, internal soft-start circuitry ramps up the output voltage, which reaches the nominal output voltage during start-up time, avoiding excessive inrush current and creating a smooth voltage rise slope. Internal soft-start circuitry also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The TPS62A03 is able to start into a prebiased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to the nominal value.

### 7.3.4 Switch Current Limit and Short-Circuit Protection (HICCUP)

The switch current limit prevents the device from high inductor current and drawing excessive current from the battery or input rail. Due to internal propagation delay, the AC peak current can exceed the static current limit during that time. Excessive current can occur with a shorted or saturated inductor, an overload, or shorted output circuit condition. If the inductor current reaches the threshold I<sub>LIM</sub>, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current with an adaptive off time.

When this switch current limit is triggered 32 times, the device stops switching to protect the output. The device then automatically starts a new start-up after a typical delay time of 100µs has passed. This action is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears. HICCUP protection is also enabled during the start-up.

### 7.3.5 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) is implemented, which shuts down the device at voltages lower than  $V_{UVLO}$ .

### 7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching when the junction temperature exceeds T<sub>JSD</sub>. When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

### 7.4 Device Functional Modes

### 7.4.1 Enable and Disable

The device is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and not be left floating.

### 7.4.2 Power Good

The TPS62A03 has a built-in power-good (PG) feature to indicate whether the output voltage has reached the target and the device is ready. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to the recommended input voltage level.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



PG is low when the device is turned off due to EN, UVLO (undervoltage lockout), or thermal shutdown. VIN must remain present for the PG pin to stay low. If not used, the power-good can be tie to GND or left open. The PG indicator has a de-glitch to avoid the signal indicating glitches or transient responses from the loop.

**Table 7-1. Power-Good indicator Functional Table** 

	Logic Signals				
V <sub>I</sub>	V <sub>I</sub> EN Pin Thermal Shutdown V <sub>O</sub>				
	HIGH	NO	V <sub>O</sub> on target	High Impedance	
			V <sub>O</sub> < target	LOW	
V <sub>I</sub> > UVLO			YES	LOW	
		YES	х	LOW	
	LOW	х	х	LOW	
V <sub>I</sub> < 1.8V	х	х	х	Undefined	



# 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

# 8.2 Typical Application




Figure 8-1. TPS62A03 Typical Application Circuit

### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters

Table 8-1. Design Parameters

Design Parameter	Example Value
Input voltage	2.5V to 5.5V
Output voltage	1.8V
Maximum output current	3.0A

Table 8-2 lists the components used for the example.

**Table 8-2. List of Components** 

Reference	Description	Manufacturer <sup>(1)</sup>
C1	4.7μF, Ceramic Capacitor, 10V, X7R, size 0805, GRM21BR71A475KA73L	Murata
C2	22μF, Ceramic Capacitor, 10V, X7R, size 0805, GRM21BZ71A226KE15L	Murata
L1	1μH, Power Inductor, XGL3520-102MEC	Coilcraft
R1, R2	Chip resistor, 1%, size 0603	Std.
C <sub>FF</sub>	Optional. If needed, then use up to 120pF, 10pF for 3.3V, 15pF for 1.8V, and 22pF for 1.2V VOUT. Make sure of a phase margin of > 45 degrees.	Std.

See the Third-Party Products Disclaimer. (1)

<sup>\*</sup>C<sub>FF</sub> is optional



### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider according to Equation 2.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.6V} - 1\right)$$
(2)

R2 must not be higher than  $100k\Omega$  to provide acceptable noise sensitivity.

### 8.2.2.2 Output Filter Design

The inductor and output capacitor together provide a low-pass filter. To simplify this process, Table 8-3 outlines possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab test. Check further combinations for each individual application.

Table 8-3. Matrix of Output Capacitor and Inductor Combinations for TPS62A03

V [V]	L [µH] <sup>(1)</sup>	C <sub>OUT</sub> [µF] <sup>(2)</sup>				
V <sub>OUT</sub> [V]	с [µп]	22	2 × 22			
0.6 ≤ V <sub>OUT</sub> < 1.2	1	+	++(3)			
1.2 ≤ V <sub>OUT</sub> < 1.8	1	++(3)	+			
1.8 ≤ V <sub>OUT</sub>	1	++(3)	+			

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by +20% and -30%. A 0.47uH inductor can also be used with the same recommended output capacitors for the TPS62A03.
- (2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by +20% and -50%. In case a lower output ripple is desired, higher output capacitance can help reduce the ripple.
- (3) This LC combination is the standard value and recommended for most applications.

### 8.2.2.3 Input and Output Capacitor Selection

The architecture of the TPS62A03 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep resistance up to high frequencies and to achieve narrow capacitance variation with temperature, TI recommends to use X7R or X5R dielectric.


The input capacitor is the low impedance energy source for the converter that helps provide stable operation. TI recommends a low-ESR multilayer ceramic capacitor for best filtering. For most applications, a 4.7µF input capacitor is sufficient; a larger value reduces input voltage ripple.

The TPS62A03 is designed to operate with an output capacitor of  $22\mu F$  to  $47\mu F$ , depending on the selected output voltage, as outlined in Section 8.2.2.2.


A feedforward capacitor reduces the output ripple in PSM. The capacitance has to be selected such that enough phase margin is available for stability. Smaller capacitance of the forward capacitor results in larger phase margin but also in larger ripple. Good starting points for capacitor values at a VIN of 5V are 10pF for VOUT = 3.3V, 15pF for VOUT = 1.8V, and 22pF for VOUT = 1.2V.



### 8.2.3 Application Curves







### 8.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.5V to 5.5V. Make sure that the input power supply has a sufficient current rating for the application.

### 8.4 Layout

### 8.4.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the TPS62A0x device.

- Place the input and output capacitors and the inductor as close as possible to the IC. This action keeps
  the power traces short. Routing these power traces direct and wide results in low trace resistance and low
  parasitic inductance.
- Connect the low side of the input and output capacitors properly to the GND pin to avoid a ground potential shift
- The sense traces connected to FB is a signal trace. Take special care to avoid noise being induced. Keep these traces away from SW nodes.
- Use a common ground. Use GND layers for shielding.

See Figure 8-10 for the recommended PCB layout.

### 8.4.2 Layout Example




Figure 8-10. TPS62A0x PCB Layout Recommendation



# 9 Device and Documentation Support

### 9.1 Device Support

### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2024	*	Initial Release

## 11 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




# 11.1 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO Cavity AO


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62A03DRLR	SOT-5X3	DRL	6	4000	180	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPS62A03ADRLR	SOT-5X3	DRL	6	4000	180	8.4	2.0	1.8	0.75	4.0	8.0	Q3





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62A03DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS62A03ADRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0




DRL0006A

### **PACKAGE OUTLINE**

### SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
   Reference JEDEC registration MO-293 Variation UAAD






### **EXAMPLE BOARD LAYOUT**

# DRL0006A

# SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.






# **EXAMPLE STENCIL DESIGN**

# **DRL0006A**

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.



www.ti.com 14-Aug-2024

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XPS62A03ADRLR	ACTIVE	SOT-5X3	DRL	6	4000	TBD	Call TI	Call TI	-40 to 125		Samples
XPS62A03DRLR	ACTIVE	SOT-5X3	DRL	6	4000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2024



PLASTIC SMALL OUTLINE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated