

**ABSTRACT**

The DAC12DL3200 evaluation module (EVM) is used to evaluate the DAC12DL3200 digital-to-analog converter (DAC) from Texas Instruments. Throughout this document, the terms evaluation board, evaluation module, and EVM are synonymous with the DAC12DL3200EVM.

Table of Contents

1 Introduction	2
1.1 Low Latency Evaluation of Receive and Transmit.....	3
1.2 Related Documentation.....	4
2 Equipment	4
2.1 Evaluation Board Feature Identification Summary.....	4
2.2 Required Equipment.....	5
3 Setup Procedure	6
3.1 Install the High Speed Data Converter (HSDC) Pro Software.....	7
3.2 Install the Configuration GUI Software.....	7
3.3 Connect the DAC12DL3200EVM and TSW14DL3200EVM.....	7
3.4 Connect the Power Supplies to the Boards (Power Off).....	7
3.5 Connect the Signal Generators to the EVM (*RF Outputs Disabled Until Directed).....	8
3.6 Turn On the TSW14DL3200EVM 12-V Power and Connect to the PC.....	8
3.7 Turn On the DAC12DL3200EVM 5-V Power Supply and Connect to the PC.....	8
3.8 Turn On the Signal Generator RF Outputs.....	8
3.9 Open the DAC12DL3200EVM GUI and Program the DAC and Clocks for Single Channel, NRZ Mode 2 Operation.....	9
3.10 Open the HSDC Software and Load the FPGA Image to the TSW14DL3200EVM.....	11
3.11 DxSTRB Timing Adjustment.....	14
4 Other Modes of Operation	17
4.1 Single-Channel RF Mode 2 (2nd Nyquist Zone).....	17
4.2 Dual-Channel Output Mode 0.....	17
4.3 Dual Channel Mode1 Setup.....	18
4.4 Dual-Channel 2xRF Mode 0 DAC Setup.....	18
4.5 Direct Digital Synthesis Mode.....	18
5 Register Log File	21
6 Device Configuration	22
6.1 Tab Organization.....	22
6.2 Low-Level Control.....	22
A Troubleshooting the DAC12DL3200EVM	24
B DAC12DL3200EVM Onboard Clocking Configuration	25

List of Figures

Figure 1-1. DAC12DL3200EVM.....	2
Figure 1-2. Low Latency LVDS-Based ADC Receiver and DAC Transmitter.....	3
Figure 1-3. Low Latency ADC EVM, Capture Card and Pattern Generator, and DAC EVM.....	3
Figure 2-1. DAC12DL3200EVM Features.....	4
Figure 3-1. EVM Test Setup.....	6
Figure 3-2. Configuration GUI: LMK04828 Tab.....	9
Figure 3-3. Low Level View Tab.....	10
Figure 3-4. Selecting Configuration File.....	10
Figure 3-5. No Firmware Loaded.....	11
Figure 3-6. Selecting DAC Mode 2.....	12
Figure 3-7. HSDC Pro GUI Setup.....	13
Figure 3-8. IO Delay.....	14

Figure 3-9. IO Delay Register Write.....	15
Figure 3-10. DAC Channel A Output.....	16
Figure 4-1. 2nd Nyquist Zone Testing.....	17
Figure 4-2. DACA Tab With NCO settings.....	19
Figure 4-3. NCOA Calculation.....	20
Figure 5-1. Register Log file.....	21
Figure 6-1. Configuration GUI: Low-Level View Tab.....	22
Figure B-1. Onboard Clocking Setup.....	25
Figure B-2. Default Board Clock Configuration Circuit (External Clock Mode).....	26

List of Tables

Table 6-1. Low-Level Controls.....	23
Table A-1. Troubleshooting.....	24

Trademarks

Microsoft® and Windows® are registered trademarks of Microsoft Corporation.
 Rohde & Schwarz® is a registered trademark of Rohde & Schwarz GmbH & Co.
 All trademarks are the property of their respective owners.

1 Introduction

The DAC12DL3200 is a very low latency, dual-channel, 12-bit RF sampling digital-to-analog converter (DAC), capable of operating at sampling rates up to 3.2 Giga-samples per second (GSPS) in dual-channel mode, or 6.4 GSPS in single-channel mode. The DAC can transmit signal bandwidths beyond 2 GHz at carrier frequencies approaching 8 GHz when using multi-Nyquist output modes. The DAC12DL3200EVM device input data is transmitted over a high-speed LVDS interface. This evaluation board also includes the following important features:

- Transformer-coupled output allowing for a single-ended 50-Ω output signal up to 8 GHz
- The LMX2592 clock synthesizer as an option to generate the DAC sampling clock
- Transformer-coupled input clock option (board default setup) for quick setup with external clock sources
- LMK04828 clock synthesizer for DAC SYSREF and FPGA reference clock source
- Device register programming through USB connector and FTDI USB-to-SPI bus translator
- High-speed LVDS data input over a 400-pin FMC interface connector




Figure 1-1. DAC12DL3200EVM

The TI TSW14DL3200EVM pattern generator, when used with the TI High-Speed-Data-Converter (HSDC) Pro Software GUI, is used to send LVDS data test patterns to the DAC12DL3200EVM.

With proper hardware selection in the HSDC Pro software, the TSW14DL3200EVM is automatically configured to support the different modes of operation of the DAC12DL3200. The interface provides LVDS output data up to 1600 MSPS.

1.1 Low Latency Evaluation of Receive and Transmit

The TSW14DL3200EVM is designed for plug-and-play evaluation with the DAC12DL3200EVM and ADC12DL3200EVM. This provides a capability for prototyping or testing a low-latency LVDS-based DAC transmitter or ADC receiver, or both simultaneously.

TI takes two approaches for measuring the overall end-to-end latency of the DAC12DL3200 device.

Approach 1: [Figure 1-2](#) illustrates this approach where the test signal is fed into the front end of the ADC12DL3200 device and the samples are extracted and collected by the FPGA. These samples are then forwarded to the DAC12DL3200 which generates the resultant output signal (delayed version of the input test signal). The IO architecture of the Xilinx UltraScale enables extremely high-speed data rates by trading off latency for throughput. At bit-rates over 1.2Gbps, the SERDES blocks in the FPGA implement asynchronous clock domain crossing (both at the ADC and the DAC side). In addition, there is a possibility of bit-slips between data lanes of the ADC and the outputs of the receiving SERDES blocks in the FPGA. These are compensated for with an additional layer of buffering inside the FPGA. The total sum of all of these domain crossing and data-ordering-related delays result in an end-to-end latency of 285 ns. Of this, the DAC12DL3200 contributes approximately 6 ns of latency (see the data sheet spec), while the ADC12DL3200 adds a latency of approximately 8 ns. The remaining delay is from the FPGA logic used.




Figure 1-2. Low Latency LVDS-Based ADC Receiver and DAC Transmitter

Approach 2: To minimize the delay through the FPGA and obtain a true representation of the latency of the data converters, a simplified setup is created, where the FPGA is used as a combinatorial pass-through device. The FPGA logic passes just the MSB output of the ADC (through the FPGA) to the MSB input of the DAC. The FPGA does not carry out any re-timing of the signals to avoid any non-deterministic delays on account of clock domain crossing. Using this setup, the measured combined latency of ADC12DL3200 + FPGA + DAC12DL3200 + Device EVM routing is 32.8 ns .




Figure 1-3. Low Latency ADC EVM, Capture Card and Pattern Generator, and DAC EVM

1.2 Related Documentation

Technical Reference Documents

- Texas Instruments, [DAC12DL3200 6.4-GSPS Single Channel or 3.2-GSPS Dual Channel, 12-bit DAC Data Sheet](#)
- Texas Instruments, [TSW14DL3200 High-Speed LVDS Data Capture and Pattern Generator User's Guide](#)
- Texas Instruments, [High Speed Data Converter Pro GUI User's Guide](#) (also available in the help menu of the software)
- Texas Instruments, [LMX2582 High Performance, Wideband PLLatinum™ RF Synthesizer With Integrated VCO Data Sheet](#)
- Texas Instruments, [LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs Data Sheet](#)
- [FTDI USB to Serial Driver Installation Manual](#)

TSW14DL3200EVM and ADC12DL3200EVM Operation

Refer to the [TSW14DL3200EVM User's Guide](#) and [ADC12DL3200EVM User's Guide](#) for configuration and status information.

2 Equipment

This section describes the equipment needed to evaluate the full performance of the DAC12DL3200 device.

2.1 Evaluation Board Feature Identification Summary

Figure 2-1 shows the EVM features.

Note

The EVM does not have any power sequencing as the EVM was designed before this requirement was added to the data sheet. TI recommends using power sequencing per the *Power Supply Recommendations* section of the [DAC12DL3200 6.4-GSPS Single Channel or 3.2-GSPS Dual Channel, 12-bit DAC Data Sheet](#).




Figure 2-1. DAC12DL3200EVM Features

2.2 Required Equipment

The following equipment is included in the EVM evaluation kit:

- DAC12DL3200 Evaluation Module (EVM)
- Mini-USB cable
- Power cable

The following equipment is *not* included in the EVM evaluation kit, but is required for evaluation of this product:

- TSW14DL3200EVM pattern generator board, power cable, and USB3.0 cable
- HSDC Pro software
- Computer (PC) running the Microsoft® Windows® operating system (XP, 7, 8, or 10)
- Two synchronized low-noise signal generators for clock inputs. TI recommends the following:
 - Rohde & Schwarz® SMA100A or SMA100B
- Spectrum Analyzer
 - Rohde & Schwarz® FSQ with 20 GHz of bandwidth or equivalent
- Signal-path cables, SMA-to-SMA
- 12-V DC power source, capable of providing 3 A (TSW14DL3200EVM)
- 5-V DC power source capable of providing 4 A (DAC12DL3200EVM)

By default, the DAC12DL3200EVM uses an external clocking solution. A few small board modifications enable the onboard clocking solution. If onboard clocking is used, no signal generators are required.

3 Setup Procedure

This section describes how to set up the DAC12DL3200EVM on the bench with the proper equipment to evaluate the full performance of the DAC device. [Figure 3-1](#) shows the EVM test setup.




Figure 3-1. EVM Test Setup

Note

The HSDC Pro software must be installed before connecting the TSW14DL3200EVM to the PC for the first time.

3.1 Install the High Speed Data Converter (HSDC) Pro Software

Download the most recent version of the HSDC Pro software from www.ti.com/tool/dataconverterpro-sw. Follow the installation instructions to install the software.

3.2 Install the Configuration GUI Software

1. Download the configuration graphical user interface (GUI) software from the EVM tool folder at <http://www.ti.com/tool/DAC12DL3200EVM>.
2. Extract files from the compressed zip file.
3. Run the executable file (`setup.exe`), and follow the instructions.

3.3 Connect the DAC12DL3200EVM and TSW14DL3200EVM

With the power off, connect the DAC12DL3200EVM to the TSW14DL3200EVM through the FMC connector as shown in [Figure 3-1](#). Make sure that the standoffs provide the proper height for robust connector connections.

Ensure the board jumpers are configured as follows:

- JP1 (TXENB) pins 1–2. This enables the DAC outputs.
- JP2 (SLEEP) pins 2–3. This places the DAC out of sleep mode.
- JP3 (SYNC) No shunt. This input has an internal pullup. When high, the DAC uses the DxSTRB inputs for strobe. When low, the DAC uses the data LSB as strobe. See the data sheet for more information.
- JP6 (LMX_CE) pins 1–2. This places the LMX in power down mode (board default).
- J6 (DAC NCO select) pins 1–2, 4–5, 7–8, 10–11, 13–14, 16–17. Default is all inputs tied to GND.
- J5, J7–J12 (FTDI Spare GPIOs) No shunt. Default is all inputs disconnected. These jumpers allow for FTDI to control NCO select inputs when installed.

3.4 Connect the Power Supplies to the Boards (Power Off)

1. Confirm that the power switch on the TSW14DL3200EVM is in the off position. Connect the power cable to a 12-V DC (minimum 3 A) power supply. Make sure of the proper supply polarity by confirming that the outer surface of the barrel connector is GND and the inner portion of the connector is 12 V. Connect the power cable to the EVM power connector.
2. Connect the power cable to a 5-V DC (minimum 4 A) power supply for the DAC12DL3200EVM. Make sure of the proper supply polarity by confirming that the outer surface of the barrel connector is GND and the inner portion of the connector is 5 V. Connect the power cable to the EVM power connector.

CAUTION

Make sure that the power connections to the EVMs are the correct polarity. Failure to do so may result in immediate damage.

Make sure that the 12-V power supply is connected to the TSW14DL3200EVM and not the DAC12DL3200EVM. Providing the DAC12DL3200EVM with 12-V may result in immediate damage.

Leave the TSW14DL3200EVM power switch in the off position.

3.5 Connect the Signal Generators to the EVM (*RF Outputs Disabled Until Directed)

Connect a signal generator to the EXT_DACCLK input of the DAC12DL3200EVM using SMA connector J2. This must be a low-noise signal generator. Configure the signal generator for 6.4 GHz, 12 dBm.

Connect a second signal generator that is synchronized to the DACCLK signal generator to LMK_IN of the DAC12DL3200EVM, using SMA J25. Configure the signal generator for 1.6 GHz, 12 dBm.

3.5.1 If External Clocking is Used (Optional)

To operate the EVM using the onboard clocking solution, do the following:

1. Remove the shunt on LMX_CE jumper J6
2. Move C7 to C277
3. Move C6 to C278
4. Install FB28 with MuRata BLM18AG121TN1D or equivalent. This is located on the bottom of the board under Y2.
5. Instructions on GUI settings are provided in [Appendix B](#) regarding operating in this mode.

3.6 Turn On the TSW14DL3200EVM 12-V Power and Connect to the PC

Use the following steps to turn on the TSW14DL3200EVM with 12-V power and connect to the PC

1. Turn on the 12-V power supply connected to the TSW14DL3200EVM.
2. Connect a mini USB 3.0 cable from the PC to the TSW14DL3200EVM.
3. If this is the first time connecting the TSW14DL3200EVM to the PC, follow the on-screen instructions to automatically install the device drivers. See the [TSW14DL3200EVM user's guide](#) for specific instructions.

3.7 Turn On the DAC12DL3200EVM 5-V Power Supply and Connect to the PC

Use the following steps to turn on the DAC12DL3200EVM 5-V power supply and connect to the PC.

1. Connect the DAC12DL3200EVM to the PC with the mini USB cable.
2. Turn on the 5-V power supply to power up the EVM.
3. Press the DAC RESET switch SW1.
4. Turn on the power switch on the TSW14DL3200EVM

3.8 Turn On the Signal Generator RF Outputs

Turn on the signal output of the two signal generators connected to the DAC12DL3200EVM.

3.9 Open the DAC12DL3200EVM GUI and Program the DAC and Clocks for Single Channel, NRZ Mode 2 Operation

The device configuration GUI is installed separately from the HSDC Pro installation and is a stand-alone GUI.

Figure 3-2 shows the GUI open to the *LMK04828* tab. Tabs at the top of the panel organize the configuration into device and EVM features, with user-friendly controls and a low-level tab for directly configuring the registers. The EVM has three configurable devices: the *DAC12DL3200*, *LMK04828*, and *LMX2592*. The register map for each device is provided in the device data sheets.

Figure 3-2 illustrates the DAC12DL3200EVM GUI showing the USB status is connected to a PC.




Figure 3-2. Configuration GUI: LMK04828 Tab

1. Open the DAC12DL3200EVM GUI by clicking on the DAC12DL3200 GUI icon and run as administrator.
2. Verify the USB has connected to the board. This is indicated by a green USB Status indicator in the top right corner of the GUI. If this is not lit, click on the *Reconnect?* button until it does illuminate.
3. Click on the *Low Level View* tab.

Figure 3-3 illustrates loading a register configuration file to the EVM.




Figure 3-3. Low Level View Tab

- Click on the *File* icon and navigate to “EXT_CLK_Mode2_NRZ_Single_DAC.cfg” and click on the OK button to load the LMK and DAC registers, see Figure 3-4.




Figure 3-4. Selecting Configuration File

This configuration file sets up the DAC to operate in a single-channel mode with the output available only on CHA. The same output is available on CHB in this mode if desired, but the configuration file has CHB powered down by default.

3.10 Open the HSDC Software and Load the FPGA Image to the TSW14DL3200EVM

Use the following steps to open the HSDC software and load the FPGA image to the TSW14DL3200EVM:

1. Open the HSDC Pro software.

Click **OK** to confirm the serial number of the TSW14DL3200EVM device. If multiple TSWxxxxx boards are connected, select the model and serial number for the one connected to the DAC12DL3200EVM. When the EVM powers up, there is no firmware loaded in the FPGA. Click the **OK** button on the *No firmware. Please select a device to load firmware into the board.* message.




Figure 3-5. No Firmware Loaded

2. Click on the **DAC** tab in the top right of the GUI.

In the device drop-down menu, select "DAC12DL3200_MODE2_12b_sync_istrb" as illustrated in [Figure 3-6](#).




Figure 3-6. Selecting DAC Mode 2

3. When prompted, click Yes to update the firmware. After the firmware is downloaded, the *configuration done LED D22* illuminates on the TSW14DL3200EVM. This is located next to the FPGA. Status LEDs D1–D5 also illuminate.
4. In the top middle of the GUI, enter "6.4G" for the *Data Rate*.
5. Set the tone center "1GHz" in the *I/Q Multitone Generator* window in the lower left of the GUI, .
6. Enter the # of tones "1", also in the *I/Q Multitone Generator* window
7. Click the *Create Tones* button.

The setup looks as shown in Figure 3-7.




Figure 3-7. HSDC Pro GUI Setup

3.11 DxSTRB Timing Adjustment

1. By default, the current firmware used by HSDC Pro sends a square wave instead of a pulse for the DxSTR signals. The DAC requires a pulse for DxSTR that needs to be a width that is a multiple of 4 LVDS clock cycles. To correct for this, do the following in HSDC Pro GUI:
 - a. Click on the *Instrument Options* tab located in the top left of the DAC main page.
 - b. Click on *IO Delay*.



Figure 3-8. IO Delay

- c. Click the *Debug Features* button.
- d. Enter x10000004 for the Reg Address and x8000 for the Data in the Write section as shown in [Figure 3-9](#). Click the *Write Registers* button. Enter x10000004 for the RegAddress in the Read section. Click the *Read Registers* button. Verify x8000 was written to this address. Close this window.




Figure 3-9. IO Delay Register Write

Note

These steps only need to be done once after the firmware has been loaded. If you send another pattern, you do not have to do these steps. If the TSWS14DL3200EVM is powered down or firmware is reloaded, these steps must be repeated.

- e. In the HSDC Pro GUI main page, click the *Send* button in the upper left to send the test tone to the DAC EVM.
- f. There should now be a 1-GHz output tone on CHA SMA connector J1.




Figure 3-10. DAC Channel A Output

4 Other Modes of Operation

4.1 Single-Channel RF Mode 2 (2nd Nyquist Zone)

In the DAC GUI, click on the *DAC12DL3200* → *DACA* tab. For single DAC operation in the 2nd Nyquist zone, in the *DACA_output mode* box, select *RF mode*. With the DAC sampling at 6.4 GHz, and with an input tone at 2.6 GHz, the image will be located at 3.8 GHz in the 2nd Nyquist.




Figure 4-1. 2nd Nyquist Zone Testing

4.2 Dual-Channel Output Mode 0

Complete the following steps to work in dual-channel output mode 0:

1. Change the frequency of the signal generator connected to EXT_DACCLK (SMA J2) to 3.2 GHz.
2. Select the *DAC RESET* switch.
3. Click on the *DAC12DL3200EVM Low Level View* tab.
4. Click on the *File* icon and navigate to “EXT_CLK_Mode0_NRZ_Dual_DAC.cfg” and click the *OK* button to load the LMK and DAC registers.

This configuration file will setup the DAC to operate in dual-channel mode with outputs available on CHA and CHB.

5. In the HSDC Pro GUI, in the device drop-down menu, select "DAC12DL3200_MODE0_12b_sync_istrb". If the firmware is already loaded, skip the next step.
6. When prompted, click the *Yes* button to update the firmware. After the firmware is downloaded, do the *DxSTR* register write mentioned in the [DxSTR Timing Adjustment](#) section.
7. Enter "3.2GHz" for the *Data Rate*.
8. In the *I/Q Multitone Generator* window in the lower left of the GUI, enter the following parameters: # of tones "1", tone center "1GHz" then click the *Create Tones* button.
9. Click the *Send* button in the upper left of the main GUI page to send the test tone to the DAC EVM. There should now be a 1-GHz output tone on CHA SMA connector J1 and CHB SMA connector J4.

4.3 Dual Channel Mode1 Setup

Use the following list to setup the dual DAC one data bank per channel:

1. Change the frequency of the signal generator connected to EXT_DACCLK (SMA J2) to 1.6 GHz. Change the frequency of the signal generator connected to LMK IN (SMA J25) to 400 MHz.
2. Press the DAC RESET switch.
3. Click on the DAC12DL3200EVM *Low Level View* tab.
4. Click on the "File" icon and navigate to "EXT_CLK_Mode1_NRZ_Dual_DAC.cfg" and click on "OK" to load the LMK and DAC registers.

This configuration file will setup the DAC to operate in dual channel mode, 1 bank of LVDS data only for each DAC, with outputs available on CHA and CHB.

5. In the HSDC Pro GUI, in the device drop-down menu, select "DAC12DL3200_MODE1_12b_sync_istrb". If the firmware is already loaded, skip the next step.
6. When prompted, click *Yes* to update the firmware. After the firmware is downloaded, do the DxSTR register write mentioned in the [DxSTRB Timing Adjustment](#) section.
7. Enter 1.6 GHz for the Data Rate.
8. In the *I/Q Multitone Generator* window in the lower left of the GUI, enter the following parameters: # of tones "1", tone center "500 MHz" then click "Create Tones".
9. Click on "Send" in the upper left of the main GUI page to send the test tone to the DAC EVM. There should now be a 1 GHz output tone on CHA and CHB SMA connectors J1 and J4.

4.4 Dual-Channel 2xRF Mode 0 DAC Setup

This mode provides optimized output data in the 3rd, 4th, and 5th Nyquist regions:

1. Change the frequency of the signal generator connected to EXT_DACCLK (SMA J2) to 6.4 GHz. Set the frequency of the signal generator connected to LMK IN (SMA J25) to 1.6 GHz.
2. Press the *DAC RESET* switch.
3. Click on the DAC12DL3200EVM *Low Level View* tab.
4. Click on the *File* icon and navigate to "EXT_CLK_Mode0_2xRF_Dual_DAC.cfg" and click the *OK* button to load the LMK and DAC registers.

This configuration file sets up the DAC to operate in dual channel mode, 2 banks of LVDS data per DAC, with the output available on CHA and CHB.

5. In the HSDC Pro GUI, in the device drop-down menu, select "DAC12DL3200_MODE0_12b_sync_istrb". If the firmware is already loaded, skip the next step.
6. When prompted, click *Yes* to update the firmware. After the firmware is downloaded, do the DxSTR register write mentioned in the [DxSTRB Timing Adjustment](#) section.
7. Enter "3.2 GHz" for the Data Rate.
8. In the *I/Q Multitone Generator* window in the lower left of the GUI, enter the following parameters: # of tones "1", tone center "1 GHz" then click "Create Tones".
9. Click the *Send* button in the upper left of the main GUI page to send the test tone to the DAC EVM. There should now be a 1-GHz output tone on CHA and CHB SMAs. The image of this tone is optimized for 3rd Nyquist, which is located at 7.4 GHz and 11.8 GHz in the 4th Nyquist zone.

4.5 Direct Digital Synthesis Mode

The DAC12DL3200 contains two numerically controlled oscillators (NCOs) that can optionally be used for direct digital synthesis of tones for each DAC. There are two NCO banks, each with 16 separate 32-bit NCOs. The banks can be used separately for each DAC, or together to provide 32 NCOs for one DAC. The two NCOs can be summed as a two tone source for both DACs. The NCO frequencies are set using the `dac_A/B_NCO` column in the DACA and DACB tabs. The phase is set using the `dacA/B_phase` column.




Figure 4-2. DAC Tab With NCO settings

The GUI comes with two default NCO setting configuration files. One called "EXT_CLK_6400M_NCOA_1_4_100_400MHz.cfg" which sets the first 4 DAC NCOs to 100 MHz, 200 MHz, 300 MHz, and 400 MHz. With a 6.4-GHz external clock provided to the EVM and this configuration file loaded, the user can select any one of these four NCOs to be sent to the CHA output. The GUI box labeled SPI NCOA bank select determines which NCO is used.

The second configuration file called "LMK_100M_LMX_6400M_NCOA_1_4_100_400MHz" loads the same parameters but is used with the EVM setup in onboard clock mode.

The digital input data is not used in the NCO mode. The TSW14DL3200EVM is not required.

To enter the desired NCO frequency and phase settings, the user must first enter the DAC sample rate in the box labeled as F_DAC(A)(MHz). The value entered is in megahertz.

The user then selects which NCOs they plan on using and enter the NCO frequency in megahertz in the first column. After entering the value, clicking anywhere in the GUI or pressing enter on the keyboard will load the required registers and update the second column with the actual register setting used to generate this frequency. The same instructions apply for setting the NCO phase. The value to be entered for phase is in radians. The valid entries are from -3.1416 to 3.1416 . The equation for this setting can be found in the device data sheet.

Figure 4-3 illustrates a setting with the DAC sampling at 6400 MHz and NCO0, NCO1, NCO2 and NCO3 set to 100 MHz, 200 MHz, 300 MHz, and 400 MHz.

If using the SPI_SYNC for the NCO SYNC source, after making any changes to the NCO settings, click on the SPI_SYNC button twice to synchronize the two NCOs.




Figure 4-3. NCOA Calculation

5 Register Log File

Double clicking near the text *Idle* in the lower left of the GUI opens a log file. Every time a user enters a new value or clicks on a button in the GUI, the log file updates and shows the actual register address and data value that was written to the DAC12DL3200, LMK04828, or LMX2592. This log file information can be saved by first highlighting the register settings to be saved then double clicking inside the log file and selecting *Save Selected*.




Figure 5-1. Register Log file

6 Device Configuration

The DAC device is programmable through the serial programming interface (SPI) bus accessible through the FTDI USB-to-SPI converter located on the EVM. The GUI is used to write instructions on the bus and program the registers of the DAC12DL3200, LMK04828, and LMX2592 devices.

For more information about the registers in the DAC device, see the [DAC12DL3200 6.4-GSPS Single Channel or 3.2-GSPS Dual Channel, 12-bit DAC Data Sheet](#).

6.1 Tab Organization

Control of the DAC device features are available in the *INPUT*, *DACA*, *DACB*, *IOTEST_ALARM*, and *DIE ID and FUSE* configuration tabs.

Control of the LMK0428 device features are available in the *PLL1 Configuration*, *PLL2 Configuration*, *SYSREF and SYNC*, and *Clock Outputs* configuration tabs under the LMK04828 tab.

Control of the LMX2592 device features are available under the LMX2592 tab.

6.2 Low-Level Control

The *Low Level View* tab illustrated in [Figure 6-1](#), allows configuration of the devices at the bit-field level. At any time, use the controls in [Table 6-1](#) to configure or read from the device.




Figure 6-1. Configuration GUI: Low-Level View Tab

Table 6-1. Low-Level Controls

Control	Description
Register map summary	Displays the devices on the EVM, registers for those devices, and the states of the registers <ul style="list-style-type: none"> Clicking on a register field allows individual bit manipulation in the register data cluster The value column shows the value of the register at the time the GUI was last updated
Write register button	Write to the register highlighted in the register map summary with the value in the <i>Write Data</i> field
Write all button	Update all registers shown in the register map summary with the values shown in the <i>Register Map</i> summary
Read register button	Read from the register highlighted in the <i>Register Map</i> summary and display the results in the <i>Read Data</i> field Can be used to synchronize the GUI with the state of the hardware
Read-all button	Read from all registers in the <i>Register Map</i> summary and display the current state of the hardware
<i>Load Configuration</i> button	Load a configuration file from disk and register address/data values in the file
<i>Save Configuration</i> button	Save a configuration file to disk that contains the current state of the configuration registers
<i>Register Data</i> cluster	Manipulate individual accessible bits of the register highlighted in the register map summary
Individual register cluster with read or write register buttons	Perform a generic read or write command to the device shown in the <i>Block</i> drop-down menu using the address and write data information

A Troubleshooting the DAC12DL3200EVM

Table A-1 lists some troubleshooting procedures.

Table A-1. Troubleshooting

Issue	Troubleshoot
General problems	<ul style="list-style-type: none"> • Verify the test setup shown in Figure 3-1, and repeat the setup procedure as described in this document. • Check power supply to EVM and TSW14DL3200EVM. Verify that the power switch is in the on position. • Check signal and clock connections to EVM. • Visually check the top and bottom sides of the board to verify that nothing looks discolored or damaged. • Make sure the board-to-board FMC connection is secure. • After changing the DAC configuration, click <i>Instrument Options</i> → <i>Download Firmware</i> and download <i>TSW14DL3200_DAC_FIRMWARE.bin</i>. • Power cycle the external power supply to the DAC EVM, and reprogram the LMK and DAC devices. • Ensure jumpers are set properly.
TSW14DL3200 EVM LEDs are not correct	<ul style="list-style-type: none"> • Verify the installed jumpers on the TSW14DL3200EVM. JP2 pins 1–2, JP4 pins 2–3, and JP3 open. • Verify that the clock going to the CLK inputs of the DAC EVM are connected. • Verify that the DAC and LMK internal registers are configured properly. • Click <i>Instrument Options</i> → <i>Download Firmware</i> and download <i>TSW14DL3200_DAC_FIRMWARE.bin</i>.
Configuration GUI is not working properly	<ul style="list-style-type: none"> • Verify that the USB cable is plugged into the EVM and the PC. • Check the computer device manager and verify that a <i>USB serial device</i> is recognized when the EVM is connected to the PC. • Verify that the green <i>USB Status</i> LED light in the top right corner of the GUI is lit. If it is not lit, click the <i>Reconnect FTDI</i> button. • Close and start the configuration GUI.
Configuration GUI is not able to connect to the EVM	<ul style="list-style-type: none"> • Use the free FT_PROG software from FTDI chip and verify that the onboard FTDI chip is programmed with the product description <i>DAC12DL3200</i>.
HSDC Pro software is not sending data.	<ul style="list-style-type: none"> • Verify that the TSW14DL3200EVM is properly connected to the PC with a mini USB 3.0 cable and that the board serial number is properly identified by the HSDC software. • Check that the DAC device mode selected matches the HSDC Pro ini file selected. • Check that the data rate parameter is correct. This should have a "M" for megahertz or "G" for gigahertz after the frequency number.
HSDC Pro software gives a time-out error when User clicks on <i>SEND</i> .	<ul style="list-style-type: none"> • Verify that the DAC data rate parameter is correctly set in the HSDC software. • Select <i>Instrument Options</i> → <i>Download Firmware</i> and download <i>TSW14DL3200_DAC_FIRMWARE.bin</i>. Try sending the test pattern again. • Verify both clocks are enabled, synchronized and the correct frequency going to the DAC EVM.
Sub-optimal measured performance	<ul style="list-style-type: none"> • Make sure the DAC reset button was pressed before loading the DAC configuration file. • Ensure all SMA connections are secure. • Make sure FMC connectors are fastened together properly.

B DAC12DL3200EVM Onboard Clocking Configuration

This appendix provides settings for modifying the EVM for onboard clocking mode. In this mode, no external clocks are required. The LMK04828 uses the onboard 100-MHz VCXO and the internal PLL2 to provide the required clocks along with the LMX2592.

The DAC12DL3200EVM GUI provides 12 configuration files to be used with this mode. The following list describes a few of them:

1. **LMK_100M_LMX_6400M_Mode2_NRZ_Single_DAC.cfg**: Operates the DAC in mode 2 with a sample rate of 6.4 GHz.
2. **LMK_100M_LMX_3200M_Mode0_NRZ_Dual_DAC.cfg**: Operates the DAC in mode 0 with a sample rate of 3.2 GHz.
3. **LMK_100M_LMX_1600M_Mode1_NRZ_Dual_DAC.cfg**: Operates the DAC in mode 1 with a sample rate of 1.6 GHz.
4. **LMK_100M_LMX_6400M_Mode0_2xRF_Dual_DAC.cfg**: Operates the DAC in mode 0 with a sample rate of 6.4 GHz.
5. **LMK_100M_LMX_6400M_NCOA_1_4_100_400MHz.cfg**: Operates the DAC in NCO mode with CHA output options of 100 MHz, 200 MHz, 300 MHz, and 400 MHz.

When using the "LMK_100M_LMX_6400M_Mode2_NRZ_Single_DAC.cfg" configuration file, the LMK04828 provides a 100-MHz reference clock to the LMX2592, a 50-MHz SYSREF clock to the DAC and a 400-MHz reference clock to the FPGA on the TSW14DL3200EVM.

The LMX2592 uses a 100-MHz reference clock from the LMK04828 and an internal PLL to provide the 6.4-GHz clock to the DAC. All clocks are synchronized to the 100-MHz VCXO.

To configure the DAC12DL3200EVM to use onboard clock mode, complete the following steps:

1. Remove C7 and C6, and populate C277 and C278.
2. Install FB28 with MuRata BLM18AG121TN1D or equivalent. This is located on the bottom of the board under Y2.
3. Remove the shunt on the LMX_CE jumper J6.




Figure B-1. Onboard Clocking Setup

4. Remove the signal generators.
5. Program the DAC using the DAC12DL3200 GUI.
 - a. Press the DAC RESET switch on the EVM.
 - b. In the DAC GUI *Low Level View* tab, select the configuration file called "LMK_100M_LMX_6400M_Mode2_NRZ_Single_DAC.cfg".
6. Send a test pattern using HSDC Pro GUI.

The LMK04828 routes a spare clock (DCLK10) to SMBs J26 and J28 that can be used to verify LMK operation. By default, the GUI has this clock disabled. Use the *LMK04828 Clock Outputs* tab to enable this clock. Set CLKout 10 and 11 DCLK Type to "LVPECL 2000 mV" and DCLK Divider to "24" to provide a 100-MHz clock to these SMBs (LMKOUTP, LMKOUTN).

The LMX2592 routes a spare clock (RFOUTB) to SMB J20 that can be used to verify LMX operation. By default, the GUI has this clock disabled. Click on the LMX2592 tab and uncheck the OUTB PD box. There is now a 6.4-GHz tone on SMB connector J20 (LMX OUT).




Figure B-2. Default Board Clock Configuration Circuit (External Clock Mode)

The LMX2582 and LMK04828 may be reconfigured to exercise more features, but this EVM is not intended to be a full evaluation platform for these devices. For a full evaluation platform, see the [LMK04828EVM tool folder](#) and [LMX2592EVM tool folder](#).

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
2. *Limited Warranty and Related Remedies/Disclaimers:*
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGRADATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_01.page

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないものご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿 6 丁目 2 4 番 1 号
西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page
電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lstds/ti_ja/general/eStore/notice_02.page

3.4 European Union

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):*

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

-
- 4 *EVM Use Restrictions and Warnings:*
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 *Safety-Related Warnings and Restrictions:*
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
 5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
 6. *Disclaimers:*
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
 7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
-

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated