# Application Brief Solving Power Design Challenges in Semiconductor Test and ATE Applications



Bruce Lu, Carson Harraman

Due to the rapid development of artificial intelligence (AI), 5G, internet of things (IoT), and electric vehicles (EV), the demand for semiconductor testers and Automated Test Equipment (ATE) has been increasing in recent years. These industries feature increasingly complicated chips, and thus more powerful and precise ATE is needed to test them. When designing the power for semiconductor test equipment, the increasing complexity of these testers often results in increasing current requirements and a host of other special considerations.

When choosing DC/DC converters, there are often strict noise and frequency requirements involved to avoid affecting the measurement capabilities of the equipment. Similarly, many testers use high-powered FPGAs which often require low-ripple core rails. Above all else, semiconductor test equipment strives for maximum power density and for the smallest possible design size. This article describes common design challenges associated with using buck regulators for semiconductor testing and ATE power.

Table 1 lists DC/DC buck regulators recommended for semiconductor test and ATE power designs, including modules (integrated inductor) and converters (integrated FET, separate Inductor) which feature external frequency synchronization capabilities.


Туре	Module	V <sub>IN</sub>	I <sub>OUT</sub>	Size	Features	Converter
High Power Density	TPSM843320	4V–18V	3A		High efficiency, ACM, ±0.5% accuracy, Selectable F <sub>SW</sub> : 500kHz, 750kHz, 1MHz, 1.5MHz, 2.2MHz, F <sub>SYMC</sub> . Power good, Adj soft	TPS543320
	TPSM843620	4V-18V	6A	3.5mm × 3.5mm × 1.6mm		TPS543620
	TPSM843820	4V-18V	8A		start.	TPS543820
	TPSM843A22	4V-18V	12A		$\begin{array}{llllllllllllllllllllllllllllllllllll$	TPS543A22
	TPSM843A26	4V–18V	16A	6.5mm × 7.5mm × 4.0mm		TPS543A26
	TPSM843B22	4V–18V	20A			TPS543B22 B25
Low Noise and Low Ripple	TPSM82912	3V–17V	2A		Eliminates low dropout (LDO) and passive post filtering, low noise and low ripple, CM, Spread spectrum modulation, $F_{SW}$ :1MHz, 2.2MHz, $F_{SYNC}$ . Power good, Adj soft start.	TPS62912
	TPSM82913	3V–17V	3A	4.5mm × 5.5mm × 1.8mm		TPS62913
	TPSM82914	3V–17V	4.5A		Eliminates LDO and passive post filtering, low	TPS62914
	TPSM82916	3V–17V	6A	4.0mm × 4.7mm × 2.9mm	noise and low ripple, CM, Spread spectrum modulation, F <sub>SW</sub> :1MHz, 1.4MHz, 2.2MHz, F <sub>SYNC</sub> . Power good, Adj soft start.	TPS62916, TPS62918
PMBus® with Telemetry	TPSM8S6B24	4V-16V	25A	10 11 10	PMBus with telemetry, Stack x4, CM,	TPS546B24S
	TPSM8S6C24	4V–16V	35A	16mm × 11mm × 4.3mm	F <sub>SW</sub> :275kHz to 1100kHz, F <sub>SYNC</sub> . Power good, Adj soft start.	TPS546D24S
	TPSM8D6B24	4V-16V	50A (Dual 25A)		PMBus with telemetry, Stack x2, CM, $F_{SW}$ : 275kHz to 1100kHz, $F_{SYNC}.$ Power good, Adj soft start.	TPS546B24A
	TPSM8D6C24	4V–16V	70A (Dual 35A)	16mm × 20mm × 4.3mm		TPS546D24A
24V Input	TPSM84338	4.5V–28V	ЗA	3.3mm × 4.5mm × 2.0mm	Wide voltage range, CM, $F_{SW}$ : 200kHz to 2.2MHz, $F_{SYNC},$ Spread spectrum modulation. Power good, Adj soft start.	TPS54538, TPS54338

#### Table 1. Semiconductor Test and ATE Power Management Devices



#### **Reducing Size With Module Designs**

To simplify power design and minimize PCB size, use a buck module instead of a buck converter. Take TPSM843620 and the converter version TPS543620 as an example: the total size of the TPS543620 converter circuit design was measured to be approximately 100.8mm<sup>2</sup>, while the TPSM843620 module circuit design was measured to be only 66mm<sup>2</sup>, which is a 44% size reduction. Figure 1 illustrates the size reduction. Both the TPS543620 and TPSM843620 PCB design size were selected based on data sheet recommendations for identical applications.



TPS543620 Converter (100.8mm<sup>2</sup>)

RICBC6C5 222 R3 UI C1 C2 R3 UI C4 66.048 sq.mm

TPSM843620 Module (66mm<sup>2</sup>)



#### **Power Challenges**

#### **Power Density**

For ATE power design, board area and Z-height are generally the limiting factors as power demands increase. As a result of this, power modules are often chosen for point-of-load designs, as these modules allow for the smallest possible X-Y footprint. TI's new TPSM843B22 buck module is one device that allows power designers to optimize designs for power density. The device provides 20A in a 6.5mm × 7.5mm package and includes a *butterfly-style* footprint. This footprint, when combined with the integrated inductor, allows for an optimized and symmetrical footprint of 212mm<sup>2</sup> with an overmolded package that is only 4mm tall, as Figure 2 illustrates. Figure 3 shows the symmetrical nature of an example PCB layout for the device. With this symmetrical design, the highest power density and best thermal performance can be achieved at the lowest cost.




Figure 2. Overmolded TPSM843B22 Package






Figure 3. Example TPSM843B22 PCB Layout

### Noise Emissions

Many of the ADCs, DACs, and AFEs used in semiconductor testers require point-of-load (PoL) power with very low levels of voltage ripple or 1/f noise. Traditionally, a designer solves this issue by stepping down the voltage with a DC/DC converter and then smoothing out the PoL power with an LDO. The issue with this method is that the addition of the LDO both increases the amount of board space needed and results in a less efficient design. With the TPSM8291x family, a designer is able to forego the LDO entirely and only use a buck module, allowing for the best possible power density and noise performance, without sacrificing efficiency.

The controller of this device was designed with a 1/f noise spec of <  $20\mu V_{RMS}$  between 100Hz and 100kHz. This allows for the low-frequency noise and all of the associated harmonics to not affect the PoL voltage. The dampening of the 1/f noise can be tuned based on the capacitance added to the NR/SS pin. The TPSM8291x family also features integrated loop compensation that allows a designer to add a second stage L-C filter. This allows the addition of a ferrite bead inside the feedback loop and subsequently lower the output ripple to <  $10\mu V_{RMS}$ . This is a highly useful feature that allows for a very quiet PoL rail. The device also features optional spread-spectrum modulation. While some testers strive for predictability and aim for a consistent frequency signature, the frequency randomization of the spread spectrum feature allows the designer to spread out the EMI and voltage ripple across a wider frequency band, and thus lower any peaks in the ripple or EMI signature. Figure 4 shows the effect of spread spectrum on the fast Fourier transform (FFT) of the V<sub>OUT</sub> ripple. Figure 5 illustrates where the ferrite bead is able to be placed inside the feedback loop based on the integrated compensation network.






Figure 4. TPSM82913 V<sub>OUT</sub> Ripple FFT at 12V<sub>IN</sub> to 3.3V<sub>OUT</sub>, 1A, 2.2MHz




Figure 5. Typical TPSM82913 Application With Integrated Ferrite Bead Filter Compensation

#### Efficiency

Efficiency is also a key concern in ATE power design. Using a buck design with poor efficiency consumes excess energy and can even cause thermal issues for the system. TI's new TPSM843620 is a high-efficiency 6A buck module, with an input voltage range from 4V to 18V, output voltage range from 0.5V to 5.5V, output current of 6A, and a small package size (3.5mm × 3.5mm × 1.6mm). As Figure 6 shows, the device can achieve around 92% efficiency at a 12V to 3.3V conversion at 1MHz switching frequency.






Figure 6. TPSM843620 Efficiency at 12VIN

#### Monitoring Power Parameters

In the interest of monitoring or easier debugging, sometimes buck regulators with digital interfaces like PMBus are preferred in ATE power design, especially for higher-current rails. By using buck regulators with a PMBus interface with telemetry, the real-time output voltage can easily be monitored and the voltage can be adjusted with high accuracy. The graphical user interface (GUI) allows various parameters like temperature and output current to be monitored and different responses can be set for over warn and over fault. This tool is found in the *Fusion Digital Power Designer* tool page. Figure 7 shows the GUI screen where the specifications can be changed and the DC/DC regulator can be modified.

Thus, PMBus can be an attractive option even if the FPGA in question does not use PMBus to communicate with the DC/DC module. Instead of having to adjust passives, the designer can change parameters digitally during the prototyping and testing phase, and ultimately set all the external passives to control operation with pin-strapping when the board is finally spun. This can save quite a bit of soldering time and headache during the prototyping process, saving time and money in development.

TPSM8S6C24 is TI's latest 35A buck module with PMBus and telemetry plus extended security, also an input voltage range from 2.95V to 16V, output voltage 0.5V to 3.6V. The extended security feature minimizes the threats of mistaken or malicious write-commands by providing write lock protection, without the need of any hardware redesign and with minimal firmware modifications. See *Extended Security Features in TPS546D24S* and TPSM8S6C24 for details of extended security features.



Configuration TPSM8S	6C24/TP5M856B24 @ PMBus Addr 36d (24h) / 12C Addr 72d (48h)		
File Device Tools			
1 Write to Hardware	iscard Changes Store Config to NVM 🖌 🖌 Auto Write 🖉 Stop Polling		
Monitor	PMBus Readings	Vin - Input Voltage	Vout - Output Voltage
Monitor           Shom/Helde Fiolds:           Vin         Vext           Iback         Ibac/helse           Pout(sak)         Tempo           Tempohase         Fit All Plots on Screen           With:         200 [♣]           Shode Plots to Screen           With:         400 [♣]           Shode Plots to Screen           With:         400 [♣]           Pollang Rate:         500 [♣]           Stop Polling         Stop Polling	PFIBs Readings           Total phases         PH (0x00)           Vin         12.063 V         12.063 V           Vout         1.19726 V         1.197313 V           Tout         -0.42 A         -0.42 A           Temp         34 °C         34 °C           Status Registers/Lines         Vort:         OK           Vort:         OK         OK           Image:         OK         OK           Main:         OK         OK           Main:         OK         Ok           On/Off Config         Only:         Control: Active High, Turn off Immediately	Vie - Input Voltage         (e)           Max Y: 250 00 Min Y: 0.000 00 00 00 00 00 00 00 00 00 00 00	Vout - Output Voltage         (x)           Max Y:         2.00 ⊕ Mm Y:         0.00 ⊕           (VMF:         1.377228 ⊕ dg) = 1.652 V         (VMF:           (VMF:         1.30091 ⊕ dg) = 1.652 V         (VMF:           (VMF:         1.30091 ⊕ dg) = 1.557 V         (VMF:           (VMF:         1.30091 ⊕ dg) = 1.597 V         (VMF:           (VMF:         1.01476 ⊕ dg) = 1.597 V         (VMF:           (VMF:         1.01476 ⊕ dg) = 1.222 V         (VMF:           (VMF:         1.01477 ⊕ dg) = 1.222 V         (VMF:           (VMF:         1.01477 ⊕ dg) = 1.222 V         (VMF:           (VMF:         1.01477 ⊕ dg) = 1.222 V         (VMF:           (VMF:         1.014807 ⊕ dg) = 1.222 V         (VMF:           (VMF:         1.80.0 ⊕ MR Y:         0.00 ⊕ OT Fault:         150 ⊕ "C           OT Warn:         126 ⊕ "C         (VMF:         150.40         112.80           112.80         (VMF:         (VMF:         12.20         12.40         13:00           128.00         (VMF:         (VMF:         150.40         13:00         13:20           135.40         (VMF:         (VMF:         150.40         13:00         13:00
	OPERATION	-0.42 A	34.0 °C
	on/off: □ on ⊙ Immediate Off	-1.00	0.00 12:20 12:40 13:00 13:20
Onfigure			
🚸 Monitor			
🔆 Status	PMBus Log		<ul> <li>✓</li> </ul>
Fusion Digital Power Designer	v7.9.2.Beta TPSM8S6C24/TPSM8S6B24 @ PMBus Address 36d (24h) * Not Saved		



#### Conclusion

Designing power supplies for ATE requires consideration of design size, noise emissions, efficiency, and power parameter monitoring. TI's broad portfolio of buck modules and converters is well-equipped to address all of these power design challenges from 3A to 140A load current requirements.

#### Trademarks

PMBus<sup>®</sup> is a registered trademark of System Management Interface Forum, Inc. All trademarks are the property of their respective owners.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated