









SN74HCT08

SCLS063G - NOVEMBER 1988 - REVISED AUGUST 2024

SN74HCT08 Quadruple 2-Input Positive-AND Gates

1 Features

- Operating voltage range of 4.5V to 5.5V
- Outputs can drive up to 10 LSTTL loads
- Low power consumption, 20µA max I_{CC}
- Typical $t_{pd} = 13$ ns
- ±4mA output drive at 5V
- Low input current of 1µA max
- Inputs are TTL-voltage compatible


2 Description

These devices contain four independent 2-input AND gates. They perform the Boolean function Y = A • B in positive logic.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(2)
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm
	DB (SSOP, 14)	6.20mm × 7.8mm	6.20mm × 5.30 mm
SN74HCT08	N (PDIP, 14)	19.30mm × 9.4mm	19.30mm × 6.35mm
	NS (SO, 4)	10.20mm × 7.8mm	10.20mm × 5.30mm
	PW (TSSOP, 14)	5.00mm × 6.4mm	5.00mm × 4.40mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The body size (length × width) is a nominal value and does not include pins.




Functional Block Diagram



Table of Contents

1 Features	6.3 Device Functional Modes
2 Description1	7 Application and Implementation
3 Pin Configuration and Functions3	7.1 Power Supply Recommendations
4 Specifications4	7.2 Layout
4.1 Absolute Maximum Ratings4	8 Device and Documentation Support
4.2 Recommended Operating Conditions4	8.1 Documentation Support
4.3 Thermal Information4	8.2 Receiving Notification of Documentation Updates
4.4 Electrical Characteristics5	8.3 Support Resources
4.5 Switching Characteristics5	
4.6 Operating Characteristics5	8.5 Electrostatic Discharge Caution
5 Parameter Measurement Information6	8.6 Glossary
6 Detailed Description7	9 Revision History
6.1 Overview7	10 Mechanical, Packaging, and Orderable
6.2 Functional Block Diagram7	Information1

3 Pin Configuration and Functions



D, DB, J, N, NS, PW or W Package 14-Pin SOIC, SSOP, PDIP, SO or TSSOP Top View

Table 3-1. Pin Functions

P	IN	- TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE("	DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
1Y	3	Output	Channel 1, Output Y
2A	4	Input	Channel 2, Input A
2B	5	Input	Channel 2, Input B
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4B	13	Input	Channel 4, Input B
V _{CC}	14	_	Positive Supply

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	· · · · · · · · · · · · · · · · · · ·		MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current (2)	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current (2)	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 to V _{CC})		±25	mA
V _{CC} or GND	Continuous current through			±50	mA
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN	74HCT08		UNIT
			MIN	NOM	MAX	UNII
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8	V
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
Δt/Δν	Input transition rise/fall time				500	ns
T _A	Operating free-air temperature		- 40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

4.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	THERMAL METRIC		14 PINS	14 PINS	14 PINS	14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	138.7	114.8	103.8	129.3	157.6	°C/W
R _{θJC (top)}	Junction-to-case (top) thermal resistance	93.8	60	91.6	85.7	84.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	63.8	83.5	89.9	100.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	49.1	19.7	71.1	48.2	27.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	94.3	63.1	83.4	89.4	100.2	°C/W
R _{θJC (bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Product Folder Links: SN74HCT08

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



4.4 Electrical Characteristics

	PARAMETER	TEST CONDITIONS(1)	V _{CC} (V)	T	_A = 25°C		SN74H0	CT08	UNIT
	PARAMETER	TEST CONDITIONS.		MIN	TYP	MAX	MIN	MAX	UNII
V	High-level output voltage	I _{OH} = -20 μA	4.5	4.4	4.499		4.4		V
V _{OH}	I light-level output voltage	I _{OH} = -4 mA	4.5	3.98	4.3		3.84		v
V/	Law level output voltage	I _{OL} = 20 μA	4.5		0.001	0.1		0.1	V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA	4.5		0.17	0.26		0.33	, v
I _I	Input hold current	V _I = V _{CC} or 0	5.5		±0.1	±100		±1000	nA
I _{CC}	Supply current	V _I = V _{CC} or 0. I _O = 0	5.5			2		20	μA
ΔI _{CC} (2)	Supply-current change	One input at 0.5V or 2.4 V, Other inputs at 0 or V _{CC}	5.5		1.4	2.4		2.9	mA
C _i	Input capacitance		4.5 to 5.5		3	10		10	pF

4.5 Switching Characteristics

C_I = 50 pF. See Parameter Measurement Information

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V 00	T _A = 25°C			SN74HCT08		
	PARAIVIETER	PROW (INPUT)	10 (001701)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	
	Dranagation dolay	A or B	V	4.5		15	24		30	no
^L pd	Propagation delay	AOIB	l i	5.5		13	22		27	ns
	Transition time		V	4.5		9	15		19	no
t _t	Transition time		ľ	5.5		8	14		17	ns

4.6 Operating Characteristics

 $T_A = 25^{\circ}C$

		Test Conditions	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	20	pF

 ⁽¹⁾ V_I = V_{IH} or V_{IL}, unless otherwise noted.
 (2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.




5 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_t < 6$ ns.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_I includes probe and test-fixture capacitance.

Figure 5-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 5-2. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

Submit Document Feedback

6 Detailed Description

6.1 Overview

This device contains four independent 2-input AND Gates. Each gate performs the Boolean function Y = A ● B in positive logic.

6.2 Functional Block Diagram




Figure 6-1. Functional Block Diagram

6.3 Device Functional Modes

Table 6-1 lists the functional modes of the SN74HCT08.

Table 6-1. Function Table

INPU	TS ⁽¹⁾	ОИТРИТ
Α	В	Y
Н	Н	Н
L	Х	L
X	L	L

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74HCT08

Submit Document Feedback

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision F (October 2022) to Revision G (August 2024)	Page
•	Added package size to Package Information table Deleted references to preview-only GPN throughout data sheet	
•	Added Pin Functions table	
•	Updated R θ JA values: N = 67 to 103.8, NS = 93.3 to 129.3, PW = 159.8 to 157.6; Updated N, NS, and packages for R θ JC(top), R θ JB, Ψ JT, Ψ JB, and R θ JC(bot), all values in °C/W	
•	Added Application and Implementation section	8
С	hanges from Revision E (February 2022) to Revision F (October 2022)	Page
•	Increased RθJA for packages: D (86 to 138.7); DB (96 to 114.8); N (80 to 67); NS (76 to 93.3); PW (11 to 159.8)	



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



www.ti.com 21-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT08D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	HCT08	
SN74HCT08DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT08	Samples
SN74HCT08DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HCT08	Samples
SN74HCT08DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT08	Samples
SN74HCT08DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT08	Samples
SN74HCT08N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT08N	Samples
SN74HCT08NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT08N	Samples
SN74HCT08NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT08	Samples
SN74HCT08PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	HT08	
SN74HCT08PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HT08	Samples
SN74HCT08PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT08	Samples
SN74HCT08PWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	HT08	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 21-Aug-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT08DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HCT08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08DRE4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08DRE4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT08NSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HCT08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT08DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74HCT08DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08DRE4	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08DRE4	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08DRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08DRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT08NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74HCT08PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HCT08PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HCT08PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HCT08PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HCT08N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT08N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT08NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HCT08NE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated