


# TDP0604 6-Gbps, DC or AC-Coupled to HDMI™ 2.0 Level Shifter Hybrid Redriver

## 1 Features

- AC-coupled or DC-coupled input and output supporting HDMI 2.0 data rates up to 6 Gbps
  - Backwards compatible to HDMI 1.4b
- Supports dual-mode DisplayPort (DP++)
- Programmable receiver equalizer up to 12 dB at 3 GHz
- I<sup>2</sup>C or pin strap programmable
- Integrated HPD level shifter supporting both 1.8-V and 3.3-V LVCMOS levels
- Integrated DDC buffer supporting as low as 1.2-V levels
- Full lane swap on main lanes
- Digital display control (DDC) snooping function for link configuration
- Low power consumption:
  - 6 Gbps active limited: 215 mW
  - Power down (HPD\_IN = L): 0.55 mW
- Available in commercial and industrial temperature
- Single 3.3-V power supply
- 40-pin, 0.4 mm pitch, 4 mm × 6 mm, WQFN package

## 2 Applications

- [Notebooks and desktops](#)
- [TV](#)
- [Home theater and entertainment](#)
- [Gaming systems](#)
- [Docking stations](#)
- [Pro audio, video, and signage](#)



**Simplified Schematic**

## 3 Description

The TDP0604 is a HDMI 2.0 redriver supporting data rates up to 6 Gbps. It is backwards compatible to HDMI 1.4b. The high-speed differential inputs and outputs can be either AC-coupled or DC-coupled which qualifies the TDP0604 to be used as a DP++ to HDMI level shifter or HDMI redriver.

The TDP0604 is a hybrid redriver supporting both source and sink applications. A hybrid redriver can operate either in a linear or limited redriver function. When configured as a limited redriver, the TDP0604 differential output voltage levels are independent of the graphics process unit (GPU) output levels ensuring HDMI compliant levels at the receptacle. The limited redriver mode is recommended for HDMI source applications. When configured as a linear redriver, the TDP0604 differential output levels are a linear function of the GPU output levels enabling TDP0604 to be transparent to link training and operate as a channel shortener. Linear redriver mode is recommended for HDMI sink applications.

The TDP0604 has an integrated HPD level shifter. The HPD level shifter will shift the 5-V HPD signal to either 1.8-V or 3.3-V. The level shifter output can also be configured for push, pull, or open-drain. Also integrated in the TDP0604 is a Digital Display Control (DDC) buffer. The DDC buffer offers capacitance isolation and level shifters 5-V DDC levels to as low as 1.2-V levels. The integration of the level shifter eliminates discrete solutions and thereby saves system cost.

The TDP0604 supports single power supply rails of 3.3-V on V<sub>CC</sub> and is offered in a commercial temperature (TDP0604) and industrial temperature (TDP0604I).

### Device Information

PART NUMBER <sup>(1)</sup>	TEMPERATURE	PACKAGE
TDP0604	Ta = 0°C to 70°C	RNQ (WQFN, 40)
TDP0604I	Ta = -40°C to 85°C	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents


<b>1 Features</b> .....	1	8.3 Feature Description.....	25
<b>2 Applications</b> .....	1	8.4 Device Functional Modes.....	35
<b>3 Description</b> .....	1	8.5 Programming.....	38
<b>4 Revision History</b> .....	2	8.6 Register Maps.....	40
<b>5 Pin Configuration and Functions</b> .....	3	<b>9 Application and Implementation</b> .....	50
<b>6 Specifications</b> .....	6	9.1 Application Information.....	50
6.1 Absolute Maximum Ratings.....	6	9.2 Typical Source-Side Application.....	50
6.2 ESD Ratings.....	6	9.3 Power Supply Recommendations.....	56
6.3 Recommended Operating Conditions.....	6	9.4 Layout.....	56
6.4 Thermal Information.....	7	<b>10 Device and Documentation Support</b> .....	58
6.5 Electrical Characteristics.....	7	10.1 Documentation Support.....	58
6.6 Timing Requirements.....	12	10.2 Receiving Notification of Documentation Updates.....	58
6.7 Switching Characteristics.....	13	10.3 Support Resources.....	58
6.8 Typical Characteristics.....	16	10.4 Trademarks.....	58
6.9 Typical Characteristics.....	17	10.5 Electrostatic Discharge Caution.....	58
<b>7 Parameter Measurement Information</b> .....	18	10.6 Glossary.....	58
<b>8 Detailed Description</b> .....	23	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	58
8.1 Overview.....	23		
8.2 Functional Block Diagram .....	24		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2021) to Revision A (June 2023)	Page
• Updated the <i>Device Information</i> table to include ambient temperature.....	1
• Corrected swap of R and F in EQ1 pin column in the <i>Receiver EQ Settings when GLOBAL_DCG = 0x2</i> table. ....	27
• Added <i>DisplayPort</i> section.....	35
• Added requirement that device must be enabled for linear redriver mode when configured for DisplayPort mode. ....	35
• Added DP_MODE_CONFIG register at offset 0x31. ....	40
• Added CLK_CONFIG2 register at offset 0x13. Register only valid when device is in DisplayPort Mode.....	40

## 5 Pin Configuration and Functions



**Figure 5-1. RNQ Package, 40-Pin WQFN (Top View)**

**Table 5-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VCC	1	P	3.3-V power supply
HPDOUT_SEL	2	I 2-Level (PD)	HPDOUT_SEL. Selects whether HPD_OUT pin is push/pull, or open-drain. Open-drain is not supported in pin-strap mode. Therefore this pin should be left floating or pull-down to GND.
TEST1	3	O	Test1. For internal Texas Instruments use only. This pin can be left unconnected.
CTLEMAP_SEL	4	I 4-Level (PU/PD)	CTLE Map select. When TDP0604 is configured in pin-strap mode, this pin selects the CTLE Map used. <a href="#">Table 8-7</a> provides more details. In I <sup>2</sup> C mode, CTLE map is determined by registers.
LINEAR_EN	5	I 4-Level (PU/PD)	In pin-strap mode, selects whether TDP0604 operates in linear or limited redriver mode. <a href="#">Table 8-4</a> provides more details.
VCC	6	P	3.3-V power supply.
EN	7	I 2-Level (PU)	When low, TDP0604 will be held in reset. The IN_D[2:0], IN_CLK, OUT_D[2:0] and OUT_CLK pins will be held in high impedance while EN is low. On rising edge of EN, device will sample 4-level inputs and function based on the sampled state of the pins. This pin has a internal 250k pull-up to VIO.
EQ1	8	I 4 Level (PU/PD)	EQ1 pin setting when TDP0604 is configured for pin strap mode; Works in conjunction with EQ0; <a href="#">Table 8-5</a> provides the settings. In I <sup>2</sup> C mode, EQ settings are controlled through the registers.
IN_D2p	9	I	Channel 2 differential positive input.

**Table 5-1. Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
IN_D2n	10	I	Channel 2 differential negative input.
HPD_OUT	11	O	Hot plug detect output to source side. If not used, then this pin can be left floating. If used, then it is recommended to have an external 220k resistor to GND on this pin.
IN_D1p	12	I	Channel 1 differential positive input.
IN_D1n	13	I	Channel 1 differential negative input.
VIO	14	P	Voltage supply for I/Os. <a href="#">Table 8-2</a> provides more details.
IN_D0p	15	I	Channel 0 differential positive input.
IN_D0n	16	I	Channel 0 differential negative input.
MODE	17	I 4-Level (PU/PD)	Mode control pin. Selects between pin-strap and I2C mode. Refer to <a href="#">Section 8.4.1</a> .
IN_CLKp	18	I	Clock differential positive input.
IN_CLKn	19	I	Clock differential negative input.
VCC	20	P	3.3-V power supply.
SCL/CFG0	21	I	I <sup>2</sup> C Clock/CFG0: When TDP0604 is configured for I <sup>2</sup> C mode, this pin will function as the I <sup>2</sup> C clock. Otherwise, this pin will function as CFG0 as provided in <a href="#">Table 8-13</a> .
SDA/CFG1	22	I/O	I <sup>2</sup> C Data / CFG1: When TDP0604 is configured for I <sup>2</sup> C mode, this pin will function as the I <sup>2</sup> C clock. Otherwise, this pin will function as CFG1 as provided in <a href="#">Table 8-14</a> .
AC_EN	23	I 2-Level (PD)	In pin-strap mode, selects whether high speed transmitters are externally AC or DC-coupled. 0: DC-coupled 1: AC-coupled
LV_DDC_SCL	24	I/O	Low voltage side bidirectional DDC clock line. Internally pulled-up to VIO.
LV_DDC_SDA	25	I/O	Low voltage side bidirectional DDC data line. Internally pulled-up to VIO.
HV_DDC_SDA	26	I/O	High voltage side bidirectional DDC data line. Pull-up externally to HDMI 5 V.
HV_DDC_SCL	27	I/O	High voltage side bidirectional DDC clock line. Pull-up externally to HDMI 5 V.
VCC	28	P	3.3-V power supply.
TXPRE	29	I 4-Level (PU/PD)	TX pre-emphasis control: In pin-strap mode with limited enabled, this pin controls TX EQ. <a href="#">Table 8-11</a> provides the available TXPRE settings when operating in pin strap mode. In I <sup>2</sup> C mode, TX pre-emphasis is controlled through the registers.
OUT_CLKn	30	O	TMDS data clock differential negative output
OUT_CLKp	31	O	TMDS data clock differential positive output
HPD_IN	32	I 2-Level (PD)	Hot plug detect input from sink side. This pin has an internal pull-down resistor and is fail-safe.
OUT_D0n	33	O	TMDS data 0 differential negative output
OUT_D0p	34	O	TMDS data 0 differential positive output
ADDR/EQ0	35	I 4-Level (PU/PD)	Address bit for I2C programming when TDP0604 is configured for I <sup>2</sup> C mode. <a href="#">Table 8-18</a> provides more information. EQ0 pin setting when TDP0604 is configured for pin strap mode; works in conjunction with EQ1; <a href="#">Table 8-5</a> provides the settings. In I <sup>2</sup> C mode, EQ settings are controlled through the registers.
OUT_D1n	36	O	TMDS data 1 differential negative output
OUT_D1p	37	O	TMDS data 1 differential positive output
TXSWG	38	I 4-Level (PU/PD)	TX output swing control: 4 settings. This pin is only used in pin strap mode. <a href="#">Table 8-12</a> provides the available TX swing settings. In I <sup>2</sup> C mode, TX output swing is controlled through the registers.
OUT_D2n	39	O	TMDS data 2 differential negative output
OUT_D2p	40	O	TMDS data 2 differential positive output

**Table 5-1. Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
Thermal Pad	41	GND	Thermal pad. Connect to a solid ground plane.

(1) I = input, O = output, GND = ground, P = power, PU = pull-up, PD = pull-down

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage	V <sub>CC</sub> and V <sub>IO</sub>	-0.5	4	V
Input Voltage	Differential Inputs (IN_D[2:0], IN_CLK)	-0.3	4	V
Output voltage	HPD_OUT output	-0.3	4	V
Output voltage	Differential outputs (OUT_D[2:0], OUT_CLK)	-0.3	4	V
Control pins	LV_DDC_SDA, LV_DDC_SCL, SCL/CFG0, SDA/CFG1, MODE, CLTEMAP_SEL, HPDOUT_SEL, TXSWG, TXPRE, EQ1, ADDR/EQ0, EN, AC_EN, LINEAR_EN	-0.5	4	V
	HPD_IN	-0.5	6	V
T <sub>J</sub>	TDP0604 Junction temperature		105	°C
T <sub>J</sub>	TDP0604I Junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Rating* may cause permanent damage to the device. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under the *Recommended Operating Condition*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage when high-speed RX pins (IN_D[2:0] and IN_CLK) is AC-coupled to a DP++ TX	3.0	3.3	3.6	V
V <sub>CC</sub>	Supply voltage when high-speed RX pins (IN_D[2:0] and IN_CLK) is DC-coupled to a HDMI TX	3.135	3.3	3.465	V
V <sub>IO</sub>	VIO supply when 1.2-V LVCMOS level used.	1.14	1.2	1.26	V
V <sub>IO</sub>	VIO supply when 1.8-V LVCMOS level used.	1.7	1.8	1.9	V
V <sub>IO</sub>	VIO supply when 3.3-V LVCMOS level used.	3	3.3	3.6	V
V <sub>PSN</sub>	Peak to peak Power supply noise on V <sub>CC</sub> pins (less than 4 MHz).			100	mV
V <sub>CTL3</sub>	DC input voltage for SCL/CFG0, SDA/CFG1, MODE, AC_EN, LINEAR_EN, EN, CTLEMAP_SEL, TXSWG, TXPRE, EQ1, ADDR1/EQ0, LV_DDC_SCL, LV_DDC_SDA, HPDOUT_SEL	-0.3		3.6	V
V <sub>CTL5</sub>	DC input voltage for HV_DDC_SCL, HV_DDC_SDA, HPD_IN pins	-0.3		5.5	V
C <sub>ACRX</sub>	Optional external AC-coupling capacitor on IN_Dx and IN_CLK.	85		253	nF
C <sub>ACTX</sub>	External AC-coupling capacitor on OUT_Dx and OUT_CLK when AC_EN = H.	85		253	nF
T <sub>A</sub>	TDP0604 Ambient temperature	0		70	°C

### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	TDP0604I Ambient temperature	-40		85	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TDP0604	UNIT
		RNQ (WQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	30.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	21.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	11.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER</b>						
P <sub>ACTIVE-H14-LT-ARX-DTX</sub>	Power dissipation in HDMI 1.4 3.4 Gbps active operation	Pin Strap mode; DR = 3.4 Gbps; HPD_IN = H; No de-emphasis/pre-emphasis; Limited redriver mode; DC-coupled TX; AC-coupled RX; 3 Gbps CTLE;		190	265	mW
P <sub>ACTIVE-H20-LT-ARX-DTX</sub>	Power dissipation in HDMI 2.0 6 Gbps active operation	Pin Strap mode; DR = 6 Gbps; HPD_IN = H; No de-emphasis/pre-emphasis; Limited redriver mode; DC-coupled TX; AC-coupled RX; 6 Gbps CTLE;		215	305	mW
P <sub>PD</sub>	Power in power-down (HPD_IN = L)	Pin Strap mode; HPD_IN = L; EN = L or H; High-speed outputs are disconnected;		0.55		mW
P <sub>SD</sub>	Power in standby (HPD_IN = H) but no incoming signal with DDC Buffer disabled	Pin Strap mode; HPD_IN = H; No incoming signal; EN = H; DC-coupled TX; AC-coupled RX; Limited redriver mode; High-speed outputs are connected;		1.0	1.85	mW
P <sub>SD</sub>	Power in standby (HPD_IN = H) but no incoming signal with DDC buffer enabled.	Pin Strap mode; HPD_IN = H; No incoming signal; EN = H; DC-coupled TX; AC-coupled RX; Limited redriver mode; High-speed outputs are connected;		1.2	2.05	mW
I <sub>VIOQ</sub>	VIO quiescent current	HPD_IN = H; VCC = VIO = 3.6 V; LV_DDC_SDA/SCL = H;			16	μA
I <sub>VIOA</sub>	VIO active instantaneous current	VCC = VIO = 3.6 V; HPD_IN = H;			1	mA
<b>2-LEVEL CONTROL PINS (EN, SCL/CFG0, SDA/CFG1, AC_EN)</b>						
V <sub>IO_TRSH_D</sub>	Threshold for selecting between 1.2-V LVCMOS / 1.8-V LVCMOS			1.5		V
V <sub>IO_TRSH_D</sub>	Threshold for selecting between 1.8-V LVCMOS / 3.3-V LVCMOS			2.5		V
V <sub>IL_1p2V</sub>	Low-level input voltage for SCL/CFG0, SDA/CFG1	VIO = 1.26 V; VCC = 3.0 V;	-0.3		0.378	V
V <sub>IH_1p2V</sub>	High-level input voltage for SCL/CFG0, SDA/CFG1	VIO = 1.14 V; VCC = 3.6 V;	0.8		3.6	V

## 6.5 Electrical Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IL\_1p8V}$	Low-level input voltage for SCL/CFG0, SDA/CFG1	$V_{IO} = 1.9\text{ V}; V_{CC} = 3.0\text{ V};$	-0.3		0.57	V
$V_{IH\_1p8V}$	High-level input voltage for SCL/CFG0, SDA/CFG1	$V_{IO} = 1.7\text{ V}; V_{CC} = 3.6\text{ V};$	1.19		3.6	V
$V_{IL\_3p3V}$	Low-level input voltage for SCL/CFG0, SDA/CFG1	$V_{IO} = 3.6\text{ V}; V_{CC} = 3.0\text{ V};$	-0.3		0.8	V
$V_{IL\_3p3V}$	Low-level input voltage for AC_EN	$V_{IO} = 3.6\text{ V}; V_{CC} = 3.0\text{ V};$	-0.3		0.8	V
$V_{IH\_3p3V}$	High-level input voltage for SCL/CFG0, SDA/CFG1	$V_{IO} = 3.0\text{ V}; V_{CC} = 3.6\text{ V};$	2.2		3.6	V
$V_{IH\_3p3V}$	High-level input voltage for AC_EN, HPDOUT_SEL	$V_{IO} = 3.0\text{ V}; V_{CC} = 3.6\text{ V};$	2.2		3.6	V
$V_{OL\_1p2V}$	Low-level output voltage SDA/CFG1	$V_{CC} = 3.0\text{ V}; V_{IO} = 1.2\text{ V};$	-0.3		0.3	V
$I_{OL\_1p2V}$	Low-level output current SDA/CFG1	$V_{CC} = 3.0\text{ V}; V_{IO} = 1.2\text{ V};$	2			mA
$V_{OL}$	Low-level output voltage SDA/CFG1	$V_{CC} = 3.0\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-0.3		0.4	V
$I_{OL}$	Low-level output current SDA/CFG1	$V_{CC} = 3.0\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	4			mA
$I_{IL\_I2C}$	Low-level input current SCL/CFG0, SDA/CFG1	$V_{IN} = 0\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-1		1	$\mu\text{A}$
$I_{LEAK}$	Fail-safe input current for SCL/CFG0, SDA/CFG1	$V_{IN} = 3.6\text{ V}; V_{CC} = 0\text{ V};$	-25		25	$\mu\text{A}$
$V_{IL\_EN}$	Low-level input voltage for EN pin.	$V_{IO} = 1.14\text{ V}; V_{CC} = 3.3\text{ V};$	-0.3		0.4	V
$V_{IH\_EN}$	High-level input voltage for EN pin.	$V_{IO} = 3.6\text{ V}; V_{CC} = 3.3\text{ V};$	0.8		3.6	V
$I_{IL}$	Low-level input current EN	$V_{IN} = 0\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V}; V_{CC} = 3.6\text{ V}$	-20		20	$\mu\text{A}$
$I_{IL}$	Low-level input current AC_EN	$V_{IN} = 0\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-1		1	$\mu\text{A}$
$I_{IH\_EN}$	High-level input current for EN	$V_{IN} = 3.6\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-1		1	$\mu\text{A}$
$I_{IH\_ACEN}$	High-level input current for AC_EN	$V_{IN} = 3.6\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-24		24	$\mu\text{A}$
$I_{IH\_HPDOUTSEL}$	High-level input current for HPDOUT_SEL	$V_{IN} = 3.6\text{ V}; V_{IO} = 1.8\text{ V or } 3.3\text{ V};$	-24		30	$\mu\text{A}$
$R_{PU\_EN}$	Internal Pull-up resistance on EN.		125	250	350	k $\Omega$
$R_{PD\_ACEN}$	Internal Pull-down resistance on AC_EN		125	250	350	k $\Omega$
$R_{PD\_HPDOUTSEL}$	Internal Pull-down resistance on HPDOUT_SEL		125	250	350	k $\Omega$
$C_{I2C\_PINS}$	Capacitance for SCL/CFG0 and SDA/CFG1	$f = 100\text{ kHz};$			5	pF
$C_{(I2C\_FM+_BUS)}$	I2C bus capacitance for FM+ (1 MHz)				150	pF
$C_{(I2C\_FM_BUS)}$	I2C bus capacitance for FM (400 kHz)				150	pF
$R_{(EXT\_I2C_FM+)}$	External resistors on both SDA and SCL when operating at FM+ (1 MHz)	$C_{(I2C\_FM+_BUS)} = 150\text{ pF}$	620	820	910	$\Omega$
$R_{(EXT\_I2C_FM)}$	External resistors on both SDA and SCL when operating at FM (400 kHz)	$C_{(I2C\_FM\_BUS)} = 150\text{ pF}$	620	1500	2200	$\Omega$
<b>LV_DDC_SDA and LV_DDC_SCL</b>						
$V_{IL\_1p2V}$	Low-level input voltage	$V_{CC} = 3.0\text{ V};$	-0.3		0.378	V
$V_{IH\_1p2V}$	High-level input voltage	$V_{CC} = 3.6\text{ V};$	0.8		3.6	V
$V_{IL\_1p8V}$	Low-level input voltage	$V_{CC} = 3.0\text{ V};$	-0.3		0.57	V
$V_{IH\_1p8V}$	High-level input voltage	$V_{CC} = 3.6\text{ V};$	1.19		3.6	V
$V_{IL\_3p3V}$	Low-level input voltage	$V_{CC} = 3.0\text{ V};$	-0.3		0.8	V



## 6.5 Electrical Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH_3p3V</sub>	High-level input voltage	VCC = 3.6 V;	2.2		3.6	V
<b>DDC Buffer (LV_DDC_SCL, LV_DDC_SDA, HV_DDC_SCL, HV_DDC_SDA)</b>						
V <sub>HV_IH</sub>	High-level input voltage for HV_DDC_SCL and HV_DDC_SDA	VIO = 3.3 V; VCC = 3.0 V	3.3		5.3	V
V <sub>HV_IL</sub>	Low-level input voltage for HV_DDC_SCL and HV_DDC_SDA	VIO = 3.3 V; VCC = 3.0 V	-0.3		1.6	V
V <sub>LV_IH</sub>	High-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 1.2-V LVCMOS	VIO = 1.14 V; VCC = 3.3 V	0.8		3.6	V
V <sub>LV_IH</sub>	High-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 1.8-V LVCMOS	VIO = 1.7 V; VCC = 3.3 V	1.15		3.6	V
V <sub>LV_IH</sub>	High-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 3.3-V LVCMOS	VIO = 3.0 V; VCC = 3.3 V	2.1		3.6	V
V <sub>LV_IL</sub>	Low-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 1.2-V LVCMOS	VIO = 1.26 V; VCC = 3.3 V	-0.3		0.082 * VIO	V
V <sub>LV_IL</sub>	Low-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 1.8-V LVCMOS	VIO = 1.9 V; VCC = 3.3 V	-0.3		0.10 * VIO	V
V <sub>LV_IL</sub>	Low-level input voltage for LV_DDC_SCL and LV_DDC_SDA for 3.3-V LVCMOS	VIO = 3.6 V; VCC = 3.3 V	-0.3		0.10 * VIO	V
I <sub>HV_IL_FS</sub>	Failsafe Input leakage for HV_DDC_SCL and HV_DDC_SDA	V <sub>IN</sub> = 5.3 V through 1.5 kΩ; VCC = 0 V; VIO = 0 V;	-5		5	μA
I <sub>HV_IL</sub>	Input leakage for HV_DDC_SCL and HV_DDC_SDA	HV V <sub>IN</sub> = 5.3 V; LV V <sub>IN</sub> = VIO;	-5		5	μA
I <sub>LV_IL</sub>	Input leakage for LV_DDC_SCL and LV_DDC_SDA	HV V <sub>IN</sub> = 5.3 V; LV V <sub>IN</sub> = VIO;	-5.5		5.5	μA
I <sub>HV_OL</sub>	Low-level output current	V <sub>HV_OL</sub> = 0.4 V; HDMI5V = 5.3 V; Pullup with 1.4 kΩ; VCC = 3.0 V;	3.5			mA
V <sub>HV_OL</sub>	Low-level output voltage for HV_DDC_SCL and HV_DDC_SDA	HDMI5V = 5.3 V; Pullup with 1.4 kΩ; VCC = 3.0 V;			0.4	V
V <sub>LV_OL</sub>	Low-level output voltage for LV_DDC_SCL and LV_DDC_SDA for 1.2-V LVCMOS	VCC = 3.0 V; VIO = 1.26 V	0.2		0.3	V
V <sub>LV_OL</sub>	Low-level output voltage for LV_DDC_SCL and LV_DDC_SDA for 1.8-V LVCMOS	VCC = 3.0 V; VIO = 1.9 V	0.3		0.4	V
V <sub>LV_OL</sub>	Low-level output voltage for LV_DDC_SCL and LV_DDC_SDA for 3.3-V LVCMOS	VCC = 3.0 V; VIO = 3.6 V	0.6		0.75	V
Δ V <sub>LV_HYST_1p2V</sub>	Hysteresis on LV side for 1.2 V LVCMOS	VIO = 1.2 V; VCC = 3.3 V;		20		mV
Δ V <sub>LV_HYST_1p8V</sub>	Hysteresis on LV side for 1.8 V LVCMOS	VIO = 1.8 V; VCC = 3.3 V;		20		mV
Δ V <sub>LV_HYST_3p3V</sub>	Hysteresis on LV side for 3.3 V LVCMOS	VIO = 3.3 V; VCC = 3.3 V		50		mV
Δ V <sub>HV_HYST</sub>	Hysteresis on HV side	VIO = 3.3 V; VCC = 3.3 V; HDMI5V = 4.8 V or 5.3 ;		500		mV
R <sub>PULV</sub>	Internal pull-up resistor to VIO		7450	10000	13000	Ω
R <sub>PUHV</sub>	External pull-up resistor to HDMI 5 V		1500	1800	2000	Ω
C <sub>IOHV</sub>	Capacitance for HV_DDC_SCL and HV_DDC_SDA				12	pF

## 6.5 Electrical Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{IOLV}$	Capacitance for LV_DDC_SCL and LV_DDC_SDA				7	pF
$V_{HDMI5V}$	HDMI 5V		4.8		5.3	V
$C_{HV\_BUS}$	Bus capacitance for HV_DDC_SCL and HV_DDC_SDA				750	pF
$C_{LV\_BUS}$	Bus capacitance for LV_DDC_SCL and LV_DDC_SDA				50	pF
<b>HPD_IN</b>						
$V_{IL-HPDIN}$	Low-level input voltage for HPD_IN	$V_{CC} = 3.6\text{ V}$ ;	-0.3		0.8	V
$V_{IH-HPDIN}$	High-level input voltage for HPD_IN	$V_{CC} = 3.6\text{ V}$	2.0		5.5	V
$I_{H-HPDIN}$	High-level input current for HPD_IN	Device powered; $V_{IH} = 5.5\text{ V}$ ; Includes internal pull-down resistor	-50		50	$\mu\text{A}$
$I_{L-HPDIN}$	Low-level input current for HPD_IN	Device powered; $V_{IL} = 0\text{ V}$ ; Includes internal pull-down resistor	-1		1	$\mu\text{A}$
$R_{PD-HPDIN}$	Internal Pull-down resistance on HPD_IN	$V_{CC} = 3.3\text{ V}$ ; HPD_IN = 5.5 V	110	150	210	k $\Omega$
$I_{LEAK-HPDIN}$	Fail-safe condition leakage current for HPD_IN	$V_{CC} = 0\text{ V}$ ; HPD_IN = 5.5 V	-50		50	$\mu\text{A}$
<b>HPD_OUT</b>						
$V_{OH\_3p3V}$	High level output voltage when configured for 3.3 V LVCMOS push/pull.	$V_{CC} = 3.0\text{ V}$ ;	2.4		3.465	V
$V_{OH\_1p8V}$	High level output voltage when configured for 1.8 V LVCMOS push/pull.	$V_{CC} = 3.0\text{ V}$ ;	1.3		1.95	V
$V_{OL\_PP}$	Low level output voltage when configured for push/pull.	$V_{CC} = 3.0\text{ V}$ ;	-0.3		0.4	V
$V_{OL\_OD}$	Low level output voltage when configured for open drain.	$V_{CC} = 3.0\text{ V}$ ; 0.5 k $\Omega$ to 3.6 V load;	-0.3		0.4	V
$I_{OH\_3p3V}$	High level output current for 3.3-V LVCMOS	HPD_IN = $V_{IH-HPDIN}$ ;			-4	mA
$I_{OL\_3p3V}$	Low level output current for 3.3-V LVCMOS	HPD_IN = $V_{IL-HPDIN}$ ; I <sub>2C</sub> mode;	4			mA
$I_{OH\_1p8V}$	High level output current for 1.8-V LVCMOS	HPD_IN = $V_{IH-HPDIN}$ ;			-1.1	mA
$I_{OL\_1p8V}$	Low level output current for 1.8-V LVCMOS	HPD_IN = $V_{IL-HPDIN}$ ; I <sub>2C</sub> mode;	1.2			mA
<b>4-LEVEL CONTROL (MODE, LINEAR_EN, EQ1, ADDR/EQ0, TXSLEW, TXPRE, TXSWG)</b>						
$V_{TH}$	Threshold "0" / "R"	$V_{CC} = 3.3\text{ V}$		0.55		V
$V_{TH}$	Threshold "R" / "F"	$V_{CC} = 3.3\text{ V}$		1.65		V
$V_{TH}$	Threshold "F" / "1"	$V_{CC} = 3.3\text{ V}$		2.7		V
$I_{IH}$	High-level input current	$V_{IH} = 3.6\text{ V}$ ; $V_{CC} = 3.6\text{ V}$ ;	20		60	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$ ; $V_{CC} = 3.6\text{ V}$ ;	-100		-40	$\mu\text{A}$
$R_{4PU}$	Internal pullup resistance			48		k $\Omega$
$R_{4PD}$	Internal pull-down resistance			98		k $\Omega$
<b>HDMI HIGH SPEED INPUTS</b>						
$D_{R\_RX\_DATA}$	Data lanes data rate		0.25		6	Gbps
$D_{R\_RX\_CLK}$	Clock lane data rate		0.25		6	Gbps
$V_{ID(DC)}$	DC differential input swing	At pins; LINEAR_EN = L;	400		1200	mVpp
$V_{ID(EYE)}$	Differential input swing eye opening	At pins;	75			mVpp

## 6.5 Electrical Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RX_ASSE</sub> RT	Signal detect assert level.	PRBS7 pattern; 6 Gbps;		150		mVpp
V <sub>RX_DEAS</sub> SERT	Signal detect deassert level.	PRBS7 pattern; 6 Gbps;		95		mVpp
V <sub>ICM-DC</sub>	Input DC common mode voltage bias	At pins;	2.5	3.3	VCC	V
E <sub>EQ_6Gbps</sub> _MAX_LT	Maximum Fixed EQ gain (AC - DC)	At 3 GHz; 6 Gbps CTLE; EQ15; DC Gain = 0 dB; Limited Mode; At output of RX;		12.0		dB
E <sub>EQ_6Gbps</sub> _s_MIN_LT	Minimum Fixed EQ gain (AC - DC)	At 3 GHz; 6 Gbps CTLE; EQ0; DC Gain = 0 dB; Limited Mode; At output of RX;		0.6		dB
E <sub>EQ_6Gbps</sub> _s_BYPASS_ LT	Maximum Fixed EQ Gain when EQ is bypassed. (AC - DC)	At 3 GHz; 6 Gbps CTLE; DC Gain = 0 dB; Limited Mode; At output of RX;		-2.0		dB
E <sub>EQ_3Gbps</sub> _MAX_LT	Maximum Fixed EQ gain (AC - DC)	At 1.5 GHz; 3 Gbps CTLE; EQ15; DC Gain = 0 dB; Limited Mode; At output of RX;		12		dB
E <sub>EQ_3Gbps</sub> _s_MIN_LT	Minimum Fixed EQ gain (AC - DC)	At 1.5 GHz; 3 Gbps CTLE; EQ0; DC Gain = 0 dB; Limited Mode; At output of RX;		0.8		dB
R <sub>INT</sub>	Input differential impedance when termination is enabled	At TTP2; HPD_IN = H;	85	100	115	Ω
<b>HDMI HIGH SPEED OUTPUTS (Limited Mode)</b>						
V <sub>OL_open</sub>	Single-ended low-level output voltage for DR ≤ 1.65 Gbps data rate	DR = 270 Mbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0dB); TX termination open; VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	2.7		2.9	V
V <sub>OL_300</sub>	Single-ended low-level output voltage 1.65 Gbps < DR ≤ 3.4 Gbps.	DR = 3.4 Gbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); TX termination 300-ohms; VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	2.6		2.9	V
V <sub>OL_DAT2</sub> 0	Data lane single-ended low-level output voltage 3.4 Gbps < DR ≤ 6 Gbps.	DR = 5.94 Gbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	2.3		2.9	V
V <sub>SWING_D</sub> A_14	Single-ended output voltage swing on data lanes with TX term set to open.	DR = 1.5 Gbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	400	500	600	mV
V <sub>SWING_D</sub> A_14	Single-ended output voltage swing on data lanes with TX term set to 300-ohms.	DR = 3.4 Gbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	400	500	600	mV
V <sub>SWING_D</sub> A_20	Single-ended output voltage swing on data lanes for HDMI2.0 operation.	DR = 5.94 Gbps; HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	400	500	600	mV
V <sub>SWING_C</sub> LK_14_OPE N	Single-ended output voltage swing on clock lane for DR ≤ 3.4 Gbps data rate	HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C; TERM set to open;	400	500	600	mV
V <sub>SWING_C</sub> LK_20	Single-ended output voltage swing on clock lane for HDMI 2.0	HPD_IN = H; AC_EN = L (DC-coupled); TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); VCC_EXT = 3.3 V; 25°C ≤ T <sub>A</sub> ≤ 85°C;	300	400	600	mV

## 6.5 Electrical Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD_3G</sub>	Data lanes Differential output swing	At TTP4; 2.97 Gbps; HPD_IN = H; AC_EN = L or H; TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); 25°C ≤ T <sub>A</sub> ≤ 85°C;	400		1560	mV
V <sub>OD_6G</sub>	Data lanes Differential output swing	At TTP4_EQ; 5.94 Gbps; HPD_IN = H; AC_EN = L or H; TXSWG = "F" (1000 mV); TXPRE = "F" (0 dB); 25°C ≤ T <sub>A</sub> ≤ 85°C;	150		1560	mV
I <sub>LEAK</sub>	Failsafe condition leakage current	V <sub>CC</sub> = 0 V; DC-coupled; TMDS output pulled to 3.465 V with 50 Ω resistors			35	μA
I <sub>OS</sub>	Short circuit current limit	OUT_CLK, OUT_D[2:0] outputs P or N shorted to GND			62	mA
R <sub>TERM14</sub>	Internal termination for DR ≤ 3.4 Gbps when DC-coupled	TERM = 1h; AC_EN = L (DC-coupled); HPD_IN=H; Active state; -20°C ≤ T <sub>A</sub> ≤ 85°C;	235	295	375	Ω
R <sub>TERM14</sub>	Internal termination for DR ≤ 3.4 Gbps when AC-coupled	TERM = 1h; AC_EN = H (AC-coupled); HPD_IN=H; Active state; -20°C ≤ T <sub>A</sub> ≤ 85°C;	235	295	375	Ω
R <sub>TERM2+</sub>	Internal termination for DR > 3.4 Gbps when DC-coupled.	TERM = 3h; AC_EN = L (DC-coupled); HPD_IN=H; Active state; 25°C ≤ T <sub>A</sub> ≤ 85°C;	90	100	115	Ω
R <sub>TERM2+</sub>	Internal termination for DR > 3.4 Gbps when AC-coupled.	TERM = 3h; AC_EN = H (AC-coupled); HPD_IN=H; Active state; 25°C ≤ T <sub>A</sub> ≤ 85°C;	90	100	115	Ω
V <sub>TXPRE0-RATIO</sub>	Transmitter FFE pre-emphasis ratio for 0 dB.	TERM = 3h; HPD_IN = H; TX_AC_EN = 0; CLK_VOD = 3h; D0_TXFFE = 0h; D0_VOD = 3h; D1_TXFFE = 0h; D1_VOD = 3h; D2_TXFFE = 0h; D2_VOD = 3h; 20 * log (Vp/Vn); 128 zeros followed by 128 ones;		0		dB
V <sub>TXPRE1-RATIO</sub>	Transmitter FFE pre-emphasis ratio for 3.5 dB for data lanes	At 5.94 Gbps HDMI 2.0; TERM = 3h; HPD_IN = H; TX_AC_EN = 0; CLK_VOD = 3h; D0_TXFFE = 1h; D0_VOD = 3h; D1_TXFFE = 1h; D1_VOD = 3h; D2_TXFFE = 1h; D2_VOD = 3h; 20 * log (Vp/Vn); 128 zeros followed by 128 ones;		4.0		dB
V <sub>TXPRE2-RATIO</sub>	Transmitter FFE pre-emphasis ratio for 6 dB for data lanes	At 5.94 Gbps HDMI 2.0; TERM = 3h; HPD_IN = H; TX_AC_EN = 0; CLK_VOD = 3h; D0_TXFFE = 2h; D0_VOD = 3h; D1_TXFFE = 2h; D1_VOD = 3h; D2_TXFFE = 2h; D2_VOD = 3h; 20 * log (Vp/Vn); 128 zeros followed by 128 ones;		6.5		dB

## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
<b>Local I2C (SCL/CFG0, SDA/CFG1). Refer to Figure 7-9.</b>					
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency			1	MHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions	0.5			μs
t <sub>HD_STA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated	0.26			μs
t <sub>LOW</sub>	Low period of the I <sup>2</sup> C clock	0.5			μs
t <sub>HIGH</sub>	High period of the I <sup>2</sup> C clock	0.26			μs
t <sub>SU_STA</sub>	Setup time for a repeated START condition	0.26			μs
t <sub>HD_DAT</sub>	Data hold time	0			μs

## 6.6 Timing Requirements (continued)

		MIN	NOM	MAX	UNIT
t <sub>SU_DAT</sub>	Data setup time	50			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals			120	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals	4		120	ns
t <sub>SU_STO</sub>	Setup time for STOP condition	0.26			µs
<b>DDC Snoop I2C Timings. Refer to Figure 7-9.</b>					
f <sub>SCL</sub>	I <sup>2</sup> C DDC clock frequency			100	kHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions	4.7			µs
t <sub>HD_STA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated	4			µs
t <sub>LOW</sub>	Low period of the I <sup>2</sup> C clock	4.7			µs
t <sub>HIGH</sub>	High period of the I <sup>2</sup> C clock	4			µs
t <sub>SU_STA</sub>	Setup time for a repeated START condition	4.7			µs
t <sub>HD_DAT</sub>	Data hold time	0			µs
t <sub>SUDAT</sub>	Data setup time	250			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals. Measured from 30% to 70%.			1000	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals Measured from 70% to 30%.			300	ns
t <sub>SU_STO</sub>	Setup time for STOP condition	4			µs
C <sub>b_LV</sub>	Capacitive load for each bus line on LV side			50	pF
<b>Power-On. Refer to Figure 7-1.</b>					
t <sub>VCC_RAMP</sub>	V <sub>CC</sub> supply ramp. Measured from 10% to 90%.	0.10		50	ms
t <sub>D_PG</sub>	Internal POR de-assertion delay			5	ms
t <sub>VIO_SU</sub>	V <sub>IO</sub> supply stable before reset <sup>(2)</sup> high.	100			µs
t <sub>CFG_SU</sub>	Configuration pins <sup>(1)</sup> setup before reset <sup>(2)</sup> high.	0			µs
t <sub>CFG_HD</sub>	Configuration pins <sup>(1)</sup> hold after reset <sup>(2)</sup> high.	500			µs

- (1) Follow comprise the configuration pins: MODE, ADDR/EQ0, EQ1, TXSWG, TXSLEW, TXPRE, AC\_EN, HPDOUT\_SEL, DCGAIN  
(2) Reset is the logical AND of internal POR and EN pin.

## 6.7 Switching Characteristics

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Redriver</b>						
f <sub>HDMI14_o pen</sub>	Maximum HDMI 1.4 clock frequency at which TX termination is assured to be open	HDMI1.4; 25 MHz ≤ IN_CLK ≤ 340 MHz; TXTERM_AUTO_HDMI14 = 0h; TERM = 2h; TX is DC-coupled;	165			MHz
f <sub>HDMI14_3 00</sub>	Minimum HDMI 1.4 clock frequency at which TX termination is assured to be 300-ohms	HDMI1.4; 25 MHz ≤ IN_CLK ≤ 340 MHz; TXTERM_AUTO_HDMI14 = 0h; TERM = 2h; TX is DC-coupled;			250	MHz
t <sub>PD</sub>	Propagation delay time	At TTP4;	90		220	ps
t <sub>SK1(T)</sub>	Clock lane Intra-pair output skew with zero intra-pair skew at inputs	At TTP4; No intra-pair skew at input; 6 Gbps with 150 MHz clock; TX termination 100-Ω; Limited mode;		0.10	0.15	UI
t <sub>SK1(T)</sub>	Data lane Intra-pair output skew with zero intra-pair skew at inputs	At TTP4; No intra-pair skew at input; At 6 Gbps; TX termination 100-Ω; Limited mode;		0.035	0.09	UI
t <sub>SK2(T)</sub>	Inter-pair output skew	At TTP4; At 6 Gbps;			30	ps
t <sub>RF-CLK-14</sub>	Transition time (rise and fall time) for clock lane when operating at HDMI1.4	At TTP4; 20% to 80%; Clock Frequency = 300 MHz;	75		600	ps

## 6.7 Switching Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{RF-CLK-20}$	Transition time (rise and fall time) for clock lane when operating at HDMI 2.0	At TTP4; 20% to 80%; Clock Frequency = 150 MHz;	75		600	ps
$t_{RF\_14}$	Transition time (rise and fall time) for data lanes when operating at HDMI 1.4	At TTP4; 20% to 80%; DR = 3 Gbps; SLEW_HDMI14 = default; PRBS7 pattern; Clock Frequency = 300 MHz;	75		195	ps
$t_{RFDAT\_20}$	Transition time (rise and fall time) for data lanes when operating at HDMI 2.0	At TTP4; 20% to 80%; DR = 6 Gbps; SLEW_HDMI20 = default; PRBS7 pattern; Clock Frequency = 150 MHz;	42.5		115	ps
$t_{TRANS\_3G}$	Transition bit duration when de-emphasis/pre-emphasis is enabled	At TTP4; DR = 3 Gbps; Clock pattern of 128 zeros followed by 128 ones;	0.4		1	UI
$t_{TRANS\_6G}$	Transition bit duration when de-emphasis/pre-emphasis is enabled	At TTP4; DR = 6 Gbps; Clock pattern of 128 zeros followed by 128 ones;	0.4		1	UI
<b>HPD</b>						
$t_{HPD\_PD}$	HPD_IN to HPD_OUT propagation delay	Refer to <a href="#">Figure 7-7</a>			100	$\mu$ s
$t_{HPD\_PWR\ DOWN}$	HPD_IN debounce time before declaring Powerdown. Enter Powerdown if HPD_IN is low after debounce time.	Refer to <a href="#">Figure 7-7</a>	2		4	ms
$t_{HPD\_STANDBY}$	HPD_IN debounce time required for exiting Powerdown to Standby. Exit Powerdown if HPD_IN is high after debounce time.	Refer to <a href="#">Figure 7-8</a>	2		4	ms
<b>Standby</b>						
$t_{STANDBY\_ENTRY}$	Detection of electrical idle to entry into Standby.	HPD_IN = H;			300	$\mu$ s
$t_{SIGDET\_DB}$	Maximum differential signal glitch time rejected during debounce before transitioning from standby to active	HPD_IN = H;			25	$\mu$ s
$t_{SIGDET\_DB}$	Maximum differential signal glitch time rejected during debounce before transitioning from active to standby	HPD_IN = H;			50	ns
$t_{STANDBY\_EXIT}$	Detection of differential signal to exit from Standby to Active state	HPD_IN = H;			200	$\mu$ s
$f_{SCL}$	DDC buffer frequency				100	kHz
$t_{PLH1}$	Propagation delay time. Low-to-high-level output. VIO set to 1.2 V LVCMOS levels.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1400	ns
	Propagation delay time. Low-to-high-level output. VIO set to 1.8 V LVCMOS levels.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1400	ns
	Propagation delay time. Low-to-high-level output. VIO set to 3.3 V LVCMOS levels.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1400	ns
$t_{PLH2}$	Propagation delay time. Low-to-high-level output. VIO set to 1.2 V LVCMOS levels.	HV to LV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			410	ns
	Propagation delay time. Low-to-high-level output. VIO set to 1.8 V LVCMOS levels.	HV to LV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			410	ns
	Propagation delay time. Low-to-high-level output. VIO set to 3.3 V LVCMOS levels.	HV to LV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			410	ns
$t_{PHL1}$	Propagation delay time. High to low-level output. VIO set to 1.2 V LVCMOS.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1200	ns
	Propagation delay time. High to low-level output. VIO set to 1.8 V LVCMOS.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1200	ns
	Propagation delay time. High to low-level output. VIO set to 3.3 V LVCMOS.	LV to HV; $C_{LV\_BUS} = C_{HV\_BUS} = 50$ pF; DDC_LV_DCC_EN = 1'b1;			1200	ns

## 6.7 Switching Characteristics (continued)

over recommended voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL2</sub>	Propagation delay time. High to low-level output. VIO set to 1.2 V LVCMOS.	HV to LV; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; DDC_LV_DCC_EN = 1'b1;			535	ns
	Propagation delay time. High to low-level output. VIO set to 1.8 V LVCMOS.	HV to LV; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; DDC_LV_DCC_EN = 1'b1;			535	ns
	Propagation delay time. High to low-level output. VIO set to 3.3 V LVCMOS.	HV to LV; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; DDC_LV_DCC_EN = 1'b1;			535	ns
t <sub>LV_FALL</sub>	LV side fall time for 1.2-V LVCMOS	70% to 30%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF;	75		260	ns
	LV side fall time for 1.8-V LVCMOS	70% to 30%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF;	75		260	ns
	LV side fall time for 3.3-V LVCMOS	70% to 30%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF;	75		260	ns
t <sub>HV_FALL</sub>	HV side fall time	70% to 30%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF;	75		260	ns
t <sub>LV_RISE</sub>	LV side rise time for 1.2-V LVCMOS	30% to 70%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; Pulled up to VIO using R <sub>PULV</sub> ;	300		670	ns
	LV side rise time for 1.8-V LVCMOS	30% to 70%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; Pulled up to VIO using R <sub>PULV</sub> ;	300		670	ns
	LV side rise time for 3.3-V LVCMOS	30% to 70%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; Pulled up to VIO using R <sub>PULV</sub> ;	300		670	ns
t <sub>HV_RISE_50pF</sub>	HV side rise time (50 pF load)	30% to 70%; C <sub>LV_BUS</sub> = C <sub>HV_BUS</sub> = 50 pF; VCC = 3.0 V; HDMI5V = 5.3 V; Pulled up to HDMI5V using R <sub>PUHV</sub> ;			225	ns
t <sub>HV_RISE_750pF</sub>	HV side rise time (750 pF load)	30% to 70%; C <sub>LV_BUS</sub> = 50 pF; C <sub>HV_BUS</sub> = 750 pF; VCC = 3.0 V; HDMI5V = 5.3 V; Pulled up to HDMI5V using R <sub>PUHV</sub> ;			1250	ns

## 6.8 Typical Characteristics




Figure 6-1. 3 Gbps CTLE EQ Curves with GLOBAL\_DCG = 0x2 in Limited Mode




Figure 6-2. 6 Gbps CTLE EQ Curves with GLOBAL\_DCG = 0x2 in Limited Mode




Figure 6-3. Input Differential Return Loss (SDD11)






Figure 6-4. Output Differential Return Loss (SDD22)




## 6.9 Typical Characteristics




**Figure 6-5. 3 Gbps CTLE EQ Curves with GLOBAL\_DCG = 0x2 in Limited Mode**



**Figure 6-6. 6 Gbps CTLE EQ Curves with GLOBAL\_DCG = 0x2 in Limited Mode**



**Figure 6-7. Input Differential Return Loss (SDD11)**



**Figure 6-8. Output Differential Return Loss (SDD22)**

## 7 Parameter Measurement Information




Figure 7-1. Power-On Timing Requirements







Figure 7-2. TMS Main Link Test Circuit




**Figure 7-3. Input or Output Timing Measurements**



**Figure 7-4. Output Differential Waveform**




**Figure 7-5. Output Differential Waveform with De-Emphasis**




Copyright © 2016, Texas Instruments Incorporated

- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-12" of FR4, AC-coupling capacitor, connector and another 2" of FR4. Trace width – 4 mils. 100 Ω differential impedance.
- (2) All Jitter is measured at a BER of 10<sup>9</sup>.
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP
- (4) AVCC = 3.3 V.
- (5) R<sub>T</sub> = 50 Ω.
- (6) For HDMI 1.4 or 2.0, the input signal from parallel Bert does not have any pre-emphasis or de-emphasis. Refer to *Recommended Operating Conditions*.


**Figure 7-6. HDMI Output Jitter Measurement**




**Figure 7-7. HPD Logic Shutdown and Propagation Timing**



**Figure 7-8. HPD Logic Standby and Propagation Timing**



**Figure 7-9. I<sup>2</sup>C SCL and SDA Timing**



**Figure 7-10.  $V_{ID(DC)}$  and  $V_{ID(EYE)}$**

## 8 Detailed Description

### 8.1 Overview

The TDP0604 is a HDMI 2.0 redriver supporting data rates up to 6 Gbps. It is also backwards compatible to HDMI 1.4b. The high-speed differential inputs and outputs can be either AC-coupled or DC-coupled, which qualifies the TDP0604 to be used as a DP++ to HDMI level shifter or HDMI redriver.


The TDP0604 configuration can be programmed by pin strap or I<sup>2</sup>C. Receiver equalization, TX pre-emphasis, and TX voltage swing are controlled globally by pin-strap pins such as CTLEMAP\_SEL, EQ[1:0], TXSWG, and TXPRE. In I<sup>2</sup>C mode, all transmitter and receiver settings for each lane are independently controlled. Four TDP0604 devices can be used on one I<sup>2</sup>C bus with each unique TDP0604 address set by the ADDR pin.

The TDP0604 is a hybrid redriver supporting both source and sink applications. A hybrid redriver can operate either in a linear or limited redriver function. When configured as a limited redriver, the TDP0604 differential output voltage levels are independent of the graphics process unit (GPU) output levels ensuring HDMI compliant levels at the receptacle. The limited redriver is a recommended mode for HDMI source applications. When configured as a linear redriver, the TDP0604 differential output levels are a linear function of the GPU output levels. Linear redriver mode is the recommended mode for sink applications.

For ease of use, the TDP0604 supports single power supply rails of 3.3 V on V<sub>CC</sub>, integrated HPD level shifter, and DDC buffer eliminating the need for external discrete solutions.

TDP0604 supports up to 16 EQ gain options to compensate for different lengths of input cables or board traces. The EQ gain can be software adjusted by I<sup>2</sup>C control or pin strapping EQ0 and EQ1 pins. To assist in ease of implementation, the TDP0604 supports lanes swapping; see [Section 8.3.4](#). Two temperature gradient versions of the device are available: commercial with a temperature range of 0°C to 70°C (TDP0604) and an industrial temperature range of –40°C to 85°C (TDP0604I).

## 8.2 Functional Block Diagram





## 8.3 Feature Description

### 8.3.1 4-Level Inputs

The TDP0604 has 4-level inputs pins that control the receiver equalization gain, transmitter voltage swing, and pre-emphasis, and place TDP0604 into different modes of operation. These 4-level inputs utilize a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There are internal pull-up and a pull-down resistors. These resistors are combined with the external resistor connection to achieve the desired voltage level.

**Table 8-1. 4-Level Control Pin Settings**

LEVEL	SETTINGS
0	Tie 1-kΩ 5% to GND.
R	Tie 20-kΩ 5% to GND.
F	Float (leave pin open)
1	Tie 1-kΩ 5% to V <sub>CC</sub> .

#### Note

Figure 7-1 shows how all 4-level inputs are latched after the rising edge of the EN pin. After these pins are sampled, the internal pull-up and pull-down resistors will be isolated to save power.

### 8.3.2 I/O Voltage Level Selection

The TDP0604 supports 1.2-V, 1.8-V, and 3.3-V LVCMOS levels. The VIO pin is used to select which voltage level is used for the following 2-level control pins: LV\_DDC\_SDA, LV\_DDC\_SCL, SCL/CFG0, and SDA/CFG1.

The AC\_EN pin threshold is fixed at 3.3-V LVCMOS levels. EN pin threshold is fixed at 1.2-V LVCMOS threshold.

**Table 8-2. Selection of LVCMOS Signaling Level**

VIO pin	LVCMOS Signaling Level
VALUE < 1.5-V	1.2-V
1.5-V < VALUE < 2.5-V	1.8-V
VALUE > 2.5-V	3.3-V

### 8.3.3 HPD\_OUT

The TDP0604 will level shift the 5-V signaling level present on the HPD\_IN pin to a lower voltage such as 1.8-V or 3.3-V levels on the HPD\_OUT pin. The HPD\_OUT supports both push-pull and open drain. The default operation is push-pull. Selection between push-pull and open drain is done through the HPDOUT\_SEL register.

Table 8-2 lists how the VIO determines the output level of HPD\_OUT when HPD\_OUT is configured for push-pull operation. Please note push-pull operation is not supported for VIO less than 1.7-V.

#### Note

Open-drain operation is only supported when TDP0604 is configured for I2C mode.

When EN pin is low, the HPD\_OUT pin will be in a high impedance state. It is recommended to have a weak pull-down resistor (such as 220k) on HPD\_OUT.

### 8.3.4 Lane Control


The TDP0604 has various lane control features. Pin strapping globally controls features like receiver equalization, V<sub>OD</sub> swing, slew rate, and pre-emphasis or de-emphasis. Through I<sup>2</sup>C receiver equalization, transmitter swing, and pre-emphasis for each lane can be independently controlled.

### 8.3.5 Swap

Figure 8-1 shows how TDP0604 incorporates a swap function which can swap the lanes. The RX EQ, pre-emphasis, termination, and slew configurations will follow the new mapping. This function is supported in pin strap mode as well as when TDP0604 is configured for I<sup>2</sup>C mode. A register controls the swap function in I<sup>2</sup>C mode.

**Table 8-3. Swap Functions**

Normal Operation CFG1 pin = L or LANE_SWAP Register is 0h	CFG1 = H or LANE_SWAP Register is 1h
IN_D2 → OUT_D2	IN_CLK → OUT_CLK
IN_D1 → OUT_D1	IN_D0 → OUT_D0
IN_D0 → OUT_D0	IN_D1 → OUT_D1
IN_CLK → OUT_CLK	IN_D2 → OUT_D2



Copyright © 2018, Texas Instruments Incorporated

**Figure 8-1. TDP0604 Swap Function**

### 8.3.6 Linear and Limited Redriver

The TDP0604 supports both linear and limited redriver. Selection between linear and limited can be done from the LINEAR\_EN pin in pin-strap mode or through GLOBAL\_LINR\_EN register in I<sup>2</sup>C mode.

The limited redriver mode will decouple TDP0604 transmitter's voltage swing, pre-emphasis or de-emphasis, and slew rate from the GPU's transmitter. This allows the GPU to use a lower power TX setting and depends on the TDP0604 transmitter to meet TX compliance requirements. For source applications, it is recommended to configure TDP0604 as a limited redriver. It is not recommended to use limited redriver mode in sink applications.

Unlike limited redriver mode, in linear redriver mode the TDP0604 transmitter's output is not decoupled from the GPU's transmitter. In linear redriver mode, the TDP0604 transmitter's output is a linear function of its input. For HDMI sink applications, it is recommended to configure TDP0604 as a linear redriver.

For HDMI source applications, it is recommended to use TDP0604 in limited redriver mode.

**Table 8-4. Pin-Strap Mode LINEAR\_EN Pin Function**

LINEAR_EN Pin Level	Description
1	Limited Enabled
F	Linear Enabled. Recommended for HDMI sink application.
R	Reserved
0	Limited Enabled. Recommended for HDMI source application

### 8.3.7 Main Link Inputs

Each main link input (IN\_D[2:0] and IN\_CLK) is internally biased to 3.3-V through approximately 100-Ω (50-Ω single-ended). When using TDP0604 in DisplayPort++ applications, external AC-coupling capacitance should be used. When using TDP0604 in an HDMI application such as in an HDMI monitor, the main link inputs can be DC-coupled to a compliant HDMI transmitter. Each input data channel contains an equalizer to compensate for cable or board losses.

### 8.3.8 Receiver Equalizer

The equalizer is used to clean up inter-symbol interference (ISI) jitter or loss from the bandwidth-limited board traces or cables. TDP0604 supports fixed receiver equalizer by setting the EQ0 and EQ1 pins or through I<sup>2</sup>C register.

The TDP0604 has two sets of CTLE curves (3 Gbps CTLE and 6 Gbps CTLE) with each curve having 16 ac gain settings and 3 dc gain settings. The 16 ac gain settings with GLOBAL\_DCG = 0x2 is detailed in [Table 8-5](#).

The TDP0604 in pin-strap mode has two CTLE HDMI Datarate Maps: Map B and Map C. These maps are detailed in [Table 8-6](#). The expectation is Map B or C should be used if TDP0604 is used in a source application and Map B for a sink application.

When the TDP0604 is configured for pin-strap mode, the default CTLE HDMI data rate map will be determined by the sampled state of the CTLEMAP\_SEL pin as detailed in [Table 8-7](#).

In the I<sup>2</sup>C mode, the default CTLE (3 Gbps or 6 Gbps) used for each HDMI mode can be controlled from a register.

**Table 8-5. Receiver EQ Settings when GLOBAL\_DCG = 0x2**

EQ Setting <sup>(1)</sup>	RX EQ Level for 3Gbps CTLE (Gain at 1.5 GHz - Gain at 10 MHz)	RX EQ Level for 6Gbps CTLE (Gain at 3 GHz - Gain at 10 MHz)	EQ1 PIN	EQ0 PIN
0 <sup>(2)</sup>	1.0	0.5	0	0
1	2.0	1.0	0	R
2	3.2	2.4	0	F
3	4.2	3.3	0	1
4	5.3	4.4	R	0
5	6.0	5.2	R	R
6	7.0	6.0	R	F
7	7.7	6.8	R	1
8	9.0	7.5	F	0
9	9.5	8.2	F	R
10	10.0	8.8	F	F
11	10.5	9.3	F	1
12	11.0	10.0	1	0
13	11.5	10.5	1	R
14	12.0	11.0	1	F
15	12.3	11.8	1	1

(1) In I<sup>2</sup>C mode, the receiver EQ setting is determined by D0\_EQ, D1\_EQ, and D2\_EQ registers.

(2) When CTLEBYP\_EN = 1 and dcGAIN = 0-dB, EQ settings 0 will be 0-dB due to the CTLE is bypassed.

**Table 8-6. CTLE HDMI Datarate Map B and C**

HDMI Mode	Map B	Map C
1.4	3 Gbps CTLE	6 Gbps CTLE
2.0	6 Gbps CTLE	6 Gbps CTLE

**Table 8-7. Pin-Strap Mode CTLE HDMI Datarate Mapping**

	Sampled State of CTLEMAP_SEL Pin			
	"0"	"R"	"F"	"1"
CTLE HDMI Datarate Map	Reserved	Map C	Reserved	Map B

**Note**

The clock lane EQ when operating in HDMI 1.4 or 2.0 will use the 3-Gbps CTLE and will be set to the zero EQ setting.

**8.3.9 CTLE Bypass**

The TDP0604 will operate as a buffer when CTLE bypass is enabled. In pin-strap mode, this feature is disabled. In I<sup>2</sup>C mode, this feature is enabled when CTLEBYP\_EN = 1h and GLOBAL\_DCG = 2h. Any lane that has EQ setting of 0h will operate in CTLE bypass.

**8.3.10 Input Signal Detect**

When standby state is enabled, the TDP0604 waits for a signal on IN\_CLK (SWAP disabled) or IN\_D2 (SWAP enabled) and is fully functional when a signal is detected. If no signal is detected, then the device reenters standby state waiting for a signal again. In the standby state all of the TMDS outputs are in high-Z status. In both pin-strap mode and I<sup>2</sup>C mode, standby is enabled by default. In I<sup>2</sup>C mode, standby can be disabled by setting the STANDBY\_DISABLE register.

### 8.3.11 Main Link Outputs

#### 8.3.11.1 Transmitter Bias

The TDP0604 transmitter supports both external (DC-coupled) and internal bias (AC-coupled) to a receiver. Selection between DC and AC-coupled is done through use of the AC\_EN pin in pin-strap mode and TX\_AC\_EN register in I<sup>2</sup>C mode. The AC\_EN pin informs the TDP0604 whether or not an external AC-coupling capacitor is present. When AC\_EN is greater than V<sub>IH</sub>, then TDP0604 transmitters are internally biased to approximately V<sub>CC</sub>. For AC-coupled application, the AC\_EN pin should be connected to greater than V<sub>IH</sub> and an external AC-coupling capacitor should be placed on each of the OUT\_D[2:0] pins and the OUT\_CLK pin. If the AC\_EN pin is connected to less than V<sub>IL</sub>, then the AC\_EN pin will inform TDP0604 that AC\_EN pin is DC-coupled (externally biased) to the far-end HDMI compliant receiver.

#### Note

Figure 8-3 shows that if using AC-coupled TX mode (AC\_EN = high) in an HDMI source application, then an external 499 Ω pull-down to GND must be placed on each OUT pin (OUT\_D2:0p/n and OUT\_CLKp/n) between the AC-coupling capacitor and the HDMI receptacle. The purpose of the 499 Ω resistor is to set the common mode voltage to HDMI compliant levels.




Figure 8-2. DC-Coupled TX in HDMI Source Application (AC\_EN = Low). External ESD is Not Shown.




Figure 8-3. AC-Coupled TX in HDMI Source Application (AC\_EN = High). External ESD is Not Shown.

### 8.3.11.2 Transmitter Impedance Control

HDMI 2.0 standards require a source termination impedance approximately 100-Ω for data rates > 3.4-Gbps. HDMI 1.4b requires no source termination but has a provision for termination for higher data rates greater than 1.65-Gbps. Enabling this termination is optional. [Table 8-9](#) lists how the TDP0604 terminations are controlled automatically when in pin strap mode. Depending on the MODE pin, the CFG0 pin can be used to select the HDMI 1.4 termination between open and 300-Ω.

The TDP0604 supports automatic selection between open and 300-Ω termination when operating in HDMI 1.4. In pin-strap mode with CTL0 low, the TDP0604 will enable open termination when HDMI clock frequency is less than  $f_{\text{HDMI14\_open}}$  and will enable 300-Ω termination when HDMI clock frequency is greater than  $f_{\text{HDMI14\_300}}$ . TXTERM\_AUTO\_HDMI14 register controls this feature in I<sup>2</sup>C mode.

In I<sup>2</sup>C mode, termination is controlled through the registers as provided in [Table 8-8](#).

**Table 8-8. Source Termination Control in I<sup>2</sup>C mode**

TX_AC_EN Register	TERM Register	TXTERM_AUTO_HDMI14 Register	Source Termination
0	00	X	None
0	01	X	Parallel $\cong$ 300-Ω across P and N
0	10	X	Automatic. parallel $\cong$ 100-Ω across P and N
0	10	1	Automatic. HDMI 1.4. parallel $\cong$ 300-Ω across P and N
0	10	0	Automatic. HDMI 1.4. No termination if HDMI clock frequency is $\leq f_{\text{HDMI14\_open}}$ .
0	10	0	Automatic. HDMI 1.4. Parallel $\cong$ 300-Ω across P and N termination if HDMI clock frequency is $\geq f_{\text{HDMI14\_300}}$ .
0	11	X	Parallel $\cong$ 100-Ω across P and N
1	00	X	$\cong$ 150-Ω to supply ( $V_{\text{CC}}$ ) on both P and N
1	01	X	$\cong$ 150-Ω to supply ( $V_{\text{CC}}$ ) on both P and N
1	10	X	Automatic. $\cong$ 150-Ω to supply ( $V_{\text{CC}}$ ) on both P and N for HDMI 1.4. Otherwise $\cong$ 50-Ω to supply ( $V_{\text{CC}}$ ) on both P and N.
1	11	X	$\cong$ 50-Ω to supply ( $V_{\text{CC}}$ ) on both P and N

**Table 8-9. Automatic Source Termination Control in Pin-Strap Mode**

HDMI Mode	AC_EN pin	Source Termination
HDMI 1.4	0	None or parallel $\cong$ 300-Ω across P and N depending on state of SCL/CFG0 pin
HDMI 2.0	0	Parallel $\cong$ 100-Ω across P and N
HDMI 1.4	1	$\cong$ 150-Ω to supply ( $V_{\text{CC}}$ ) on both P and N
HDMI 2.0	1	$\cong$ 50-Ω to supply ( $V_{\text{CC}}$ ) on both P and N

### 8.3.11.3 TX Slew Rate Control

The TDP0604 has the ability to slow down the TMDS output edge rates. In pin-strap mode the TX slew rate can not be controlled. In I<sup>2</sup>C mode both clock and data lanes slew rate can be controlled from a register. [Table 8-10](#) shows the supported settings for each slew rate register based on HDMI data rate. The TDP0604 must be configured in limited redriver mode to control the TX slew rate.

**Table 8-10. I<sup>2</sup>C Mode TX Slew Register Supported Settings**

HDMI Datarate	SLEW_CLK register	SLEW_3G register	SLEW_6G register
HDMI 1.4	3'b000 through 3'b011	3'b010 through 3'b101	N/A
HDMI 2.0	3'b000 through 3'b011	N/A	3'b011 through 3'b110

### 8.3.11.4 TX Pre-Emphasis and De-Emphasis Control

The TDP0604 provides pre-emphasis and de-emphasis on the data lanes allowing the output signal pre-conditioning to offset interconnect losses between the TDP0604 outputs and a TMDS receiver. Pre-emphasis and de-emphasis is not implemented on the clock lane. There are two methods to implement pre-emphasis, pin strapping or through I<sup>2</sup>C programming. TX pre-emphasis and de-emphasis control is only supported in limited mode.

When using pin strap mode, the TXPRE pin controls four different global pre-emphasis and de-emphasis values for all data lanes when TDP0604 is operating in HDMI 1.4 or HDMI 2.0. These pre-emphasis and de-emphasis values are described in [Table 8-11](#).

**Table 8-11. Pin-Strap TXPRE Pin Function**

TXPRE Pin	HDMI 1.4 or HDMI 2.0
0	3.5 dB pre-emphasis
R	-2.5 dB de-emphasis
F	0 dB
1	6.0 dB pre-emphasis

### 8.3.11.5 TX Swing Control

The TDP0604 transmitter swing level can be adjusted in both pin strap and I<sup>2</sup>C mode. In I<sup>2</sup>C mode, TX swing settings are controlled independently for each lane (both clock and data) through registers.

In I<sup>2</sup>C mode, the TX swing used when operating in HDMI 1.4 and HDMI 2.0 can be independently controlled through HDMI14\_VOD and HDMI20\_VOD registers.

In pin strap mode with limited enabled, the TXSWG pin adjusts the default 1000 mV swing as detailed in [Table 8-12](#). In HDMI 1.4 the TXSWG pin controls the swing for both the data and clock lanes. In HDMI 2.0, the TXSWG pin controls the swing for data lanes while the clock lane will remain at default value.

In pin-strap mode with linear enabled, the linearity range is fixed at the highest level (1200 mVpp) and therefore TXSWG pin is not used. In I<sup>2</sup>C mode, the linearity range can be adjusted from a register.


**Table 8-12. Pin Strap TXSWG Control**

TXSWG pin	Limited Mode for HDMI 1.4	Limited Mode for HDMI 2.0	Linear Mode
0	Default (1000 mVpp)	Default (1000 mVpp)	1200 mVpp
R	Default - 5%	Default - 5%	1200 mVpp
F	Default (1000 mVpp)	Default (1000 mVpp)	1200 mVpp
1	Default (1000 mVpp)	Default + 5%	1200 mVpp

### 8.3.12 DDC Buffer

The TDP0604 has a DDC buffer for capacitance isolation and for shifting 5-V levels present on the HDMI connector to as low as 1.2-V levels on the GPU source side. The HV\_DDC\_SDA and HV\_DDC\_SCL pins support 5-V levels while the LV\_DDC\_SDA and LV\_DDC\_SCL pins support 1.2-V, 1.8-V, and 3.3-V levels. When the DDC buffer is used in source application, the HV side must be pulled up using 1.5-k $\Omega$  to 2-k $\Omega$  resistors. It is recommended to use 1.8-k $\Omega$   $\pm$ 5% resistor. HV\_DDC\_SDA and HV\_DDC\_SCL pins will typically be pulled up to HDMI 5-V. The LV\_DDC\_SDA and LV\_DDC\_SCL are internally pulled up to VIO.

The TDP0604 enables DDC translation from low voltage (system side) voltage levels to 5-V (HDMI cable side) voltage levels without degradation of system performance. The TDP0604 contains 2 bidirectional, open-drain buffers specifically designed to support up and down-translation between the low voltage (LV) side DDC-bus and the high voltage (HV) 5-V DDC-bus. The HV I/Os (HV\_DDC\_SCL and HV\_DDC\_SDA) are overvoltage tolerant to 5.5-V. After HPD\_IN high, a LOW level on LV side (below  $V_{ILC} = 0.08 \times V_{IO}$ ) turns the corresponding HV driver (either SDA or SCL) on and drives HV side down to  $V_{HVOL}$ . When LV side rises above approximately  $0.10 \times V_{IO}$ , the HV pulldown driver is turned off and the internal pullup resistor pulls the pin HIGH. When HV side falls first and goes below 1.6-V, a CMOS hysteresis input buffer detects the falling edge, turns on the LV driver, and pulls LV down to approximately  $V_{LVOL} = 0.16 \times V_{IO}$ . The LV side pulldown is not enabled unless the LV voltage goes below  $V_{ILC}$ . If the LV side low voltage goes below  $V_{ILC}$ , the HV side pulldown driver is enabled until LV side rises above  $(V_{ILC} + \Delta V_{T-HYST})$ , then HV side, if not externally driven LOW, continues to rise being pulled up by the external pullup resistor.




**Figure 8-4. DDC Buffer Block Diagram**

Figure 8-5 shows the connection of the LV and HV DDC pins when using the DDC buffer. This connection is supported in pin-strap mode when MODE pin is "0" or "1". In I2C mode, the DDCBUF\_EN register must be set to enable the DDC Buffer.

#### Note


The TDP0604 has integrated pullups to  $V_{IO}$  on the DDC LV pins. Therefore, no external pull-ups shall be present between the TDP0604's DDC LV pins and DDC host when using TDP0604's DDC buffer.



**Figure 8-5. Source Application: DDC Buffer Enabled**


Figure 8-6 shows an example source application of snooping from the HV DDC pins. In this example, the DDC buffer must be enabled and the LV DDC pins must be floating. This connection is supported in pin-strap mode when MODE pin is "0" or "1". In I2C mode, the DDCBUF\_EN register must be set to enable the DDC Buffer.






**Figure 8-6. Source Application: DDC Buffer Enabled and Snoop from HV DDC pins**

Figure 8-7 shows an example source application of snooping from the LV DDC pins. In this example, the DDC buffer must be disabled and the HV DDC pins must be floating. This connection is supported in pin-strap mode when MODE pin is "R". In I2C mode, the DDCBUF\_EN register must be cleared to disable the DDC Buffer.




**Figure 8-7. Source Application: DDC Buffer Disabled and Snoop from LV DDC pins**

Figure 8-8 shows the connection of the LV and HV DDC pins when using the DDC buffer in a sink application. This connection is supported in pin-strap mode when MODE pin is "0" or "1". In I2C mode, the DDCBUF\_EN register must be set to enable the DDC Buffer.




**Figure 8-8. Sink Application: DDC Buffer Enabled**

Figure 8-9 shows an example sink application of snooping from the LV DDC pins. In this example, the DDC buffer must be disabled and the HV DDC pins must be floating. This connection is supported in pin-strap mode when MODE pin is "R". In I2C mode, the DDCBUF\_EN register must be cleared to disable the DDC Buffer.



**Figure 8-9. Sink Application: DDC Buffer Disabled and Snoop from LV DDC pins**

Figure 8-10 shows an example sink application of snooping from the HV DDC pins. In this example, the DDC buffer must be enabled and the LV DDC pins must be floating. This connection is supported in pin-strap mode when MODE pin is "0" or "1". In I2C mode, the DDCBUF\_EN register must be set to enable the DDC Buffer.



**Figure 8-10. Sink Application: DDC Buffer Enable and Snoop from HV DDC pins**

### 8.3.13 HDMI DDC Capacitance

The HDMI specification limits the DDC bus capacitance to  $\leq 50$ -pF for both an HDMI source and sink. Therefore, care must be taken to make sure the total capacitance of all components (TDP0604, FR4 trace, ESD, source, and sink) is less than 50-pF.

The TDP0604s DDC Buffer offers capacitance isolation between the LV DDC pins and the HV DDC pin. The total capacitance of components, including the FR4 trace, between the TDP0604 HV\_DDC\_SDA/SCL pins and the HDMI receptacle must be  $\leq (50\text{-pF} - C_{IOHV})$ .

If implementing a DDC level shifter using pass gates, then the total capacitance will include all components between source or sink and the HDMI receptacle. These components include and are not limited to Source or Sink, the FR4 trace, ESD components, and TDP0604.

#### Note

Trace capacitance can be in the range of 2 to 5-pF per inch. A general rule is a 50-Ω FR4 trace will be around 3.3-pF per inch.

### 8.3.14 DisplayPort

The TDP0604 supports DisplayPort at data rates up to 5.4 Gbps (HBR2) when configured for either pin-strap and I<sup>2</sup>C mode. In pin-strap mode, DisplayPort mode is enabled as provided in [Table 8-13](#). In I<sup>2</sup>C mode, DisplayPort mode is enabled when DP\_MODE field (offset 0x31) is programmed to 0x3 and RATE\_SNOOP\_CTRL (offset 0xA bit 2) is disabled.

#### Note

The TDP0604 must be configured as a linear redriver when enabled for DisplayPort mode. The linear range should be programmed to highest level (Dx\_VOD = 0x3 and CLK\_VOD = 0x3). The TDP0604 TX termination must be set to 100-ohms (TERM = 0x3) and TX bias must be set to ac-coupled (TX\_AC\_EN = 0x1).

## 8.4 Device Functional Modes

### 8.4.1 MODE Control

The MODE pin provides four modes of operation. There are three pin-strap modes and one I<sup>2</sup>C mode. In all three pin strap modes, DDC snooping feature is enabled. In I<sup>2</sup>C mode, DDC snoop feature is enabled by default but can be disabled by a register.

#### 8.4.1.1 I<sup>2</sup>C Mode (MODE = "F")

In I<sup>2</sup>C mode, all settings of the TDP0604 can be controlled through the registers. The TDP0604 7-bit I<sup>2</sup>C address is determined by the ADDR/EQ0 pin. All other 4-level and 2-level pins are not used in I<sup>2</sup>C mode since the functions exist in a register. The SCL/CFG0 pin will function as the I<sup>2</sup>C clock and the SDA/CFG1 pin will function as the I<sup>2</sup>C data.

The TDP0604 defaults to power down in I<sup>2</sup>C mode. Upon completion of initialization of the TDP0604, software must clear the PD\_EN field to exit the power down state. The HPD\_OUT pin will be asserted low while the PD\_EN register is set.

The TDP0604 supports 1.2-V, 1.8-V, and 3.3-V I<sup>2</sup>C signaling levels. Selection of 1.2-V, 1.8-V, or 3.3-V is determined by the VIO pin as provided in [Table 8-2](#).

#### 8.4.1.2 Pin Strap Modes

[Table 8-13](#) and [Table 8-14](#) lists how the SCL/CFG0 and the SDA/CFG1 pins will be used to control the HDMI 1.4 termination, lane SWAP function, and the DisplayPort mode in pin-strap mode.

**Table 8-13. SCL/CFG0 Pin in Pin-Strap Mode**

SCL/CFG0 Pin	AC_EN Pin	TDP0604 Function
0	0	HDMI 1.4 termination is open if HDMI clock frequency $\leq f_{\text{HDMI14\_open}}$
0	0	HDMI 1.4 termination is $\approx 300\text{-}\Omega$ if HDMI clock frequency $\geq f_{\text{HDMI14\_300}}$
1	0	HDMI 1.4 termination is $\approx 300\text{-}\Omega$
0	1	Normal HDMI. Function determined by MODE pin.
1	1	DisplayPort mode. DDC snoop disabled. All four lanes enabled when HPD_IN is high.

**Table 8-14. SDA/CFG1 Pin in Pin-Strap Mode**

SDA/CFG1 Pin	TDP0604 Function
0	Normal Lane ordering
1	Lane Swap enabled

### Note

The SCL/CFG0 is the only two-level pin that is continuously sampled in pin-strap mode. AC\_EN, HPDOUT\_SEL, and SDA/CFG1 will not be continuously sampled in pin-strap mode unless indicated otherwise.

The TDP0604 must be configured as a linear redriver when operating in DisplayPort mode.

#### 8.4.1.2.1 Pin-Strap: HDMI 1.4 and HDMI 2.0 Functional Description

The TDP0604 will always use the sampled state of EQ[1:0] pins when operating in either HDMI 1.4 and HDMI 2.0. The amount of EQ applied is determined by the CTLE Map used (for more information, refer to [Section 8.3.8](#)).

If TDP0604 is configured for limited redriver mode, the OUT\_D[2:0] and OUT\_CLKP/N levels will be fixed based on the sampled state of TXSWG pin (refer to [Table 8-12](#)) and TXPRE pin (refer to [Table 8-11](#)).

If TDP0604 is configured for linear redriver mode, then OUT\_D[2:0] and OUT\_CLK will be a linear function of the input signals.

**Table 8-15. MODE Pin Function**

MODE Pin Level	Description
0	Pin Strap with DDC Buffer enabled
R	Pin Strap with DDC Buffer disabled
F	I2C mode
1	Reserved

### Note

In source application, it is recommended to use limited redriver mode for both HDMI 1.4 and HDMI 2.0.

#### 8.4.2 DDC Snoop Feature

As part of discovery the source reads the sink E-EDID information to understand the sink's capabilities. Part of this read is HDMI Forum Vendor Specific Data Block (HF-VSDB) located at target address 0xA8. From the LV\_DDC\_SDA and LV\_DDC\_SCL pins the TDP0604 DDC snoop function will monitor both reads and writes to TMDS Configuration at offset 20h of the Status and Control Data Channel Structure (SCDCS) located within the HF-VSDB. The DDC snoop function resides on the LV\_DDC\_SDA and LV\_DDC\_SCL pins.

The TDP0604 has similar SCDCS registers within its register space. Through TDP0604 local I<sup>2</sup>C interface, external microprocessor can control TDP0604 to perform all the necessary functions required for each HDMI type.

##### 8.4.2.1 HDMI Type

The TDP0604 monitors offset 20h in order to determine HDMI type as either HDMI 1.4 or HDMI 2.0, as provided in [Table 8-16](#).

**Table 8-16. HDMI Type Selection**

HDMI Type	TMDS_CLK_RATIO SCDCS Offset 20h[1]
HDMI 1.4 (TMDS x10)	0
HDMI 2.0 (TMDS x40)	1

**Note**

TDP0604 will default to HDMI 1.4 following a power-on reset or whenever it enters the power down state. Upon exiting standby, the TDP0604 will hold data rate value (HDMI 1.4 or 2.0) prior to entering the standby.

**8.4.3 Low Power Modes**

The TDP0604 has two low power modes: Power Down and Standby. Both lower power modes are detailed in [Table 8-17](#). Power down is entered when HPD\_IN is low for  $t_{HPD\_PWRDOWN}$  or in I<sup>2</sup>C if PD\_EN bit is set. Power down is also entered when the EN pin is low. The TDP0604 will exit power down to the standby state when HPD\_IN is high for  $t_{HPD\_STANDBY}$ .

The TDP0604 implements a two stage standby power process when HPD\_IN is high.

Stage 1: If there is no signal (electrical idle) on the IN\_CLK lane, the TDP0604 will enter Standby state within  $t_{STANDBY\_ENTRY}$ .

Stage 2: If a signal is detected which last longer than  $t_{SIGDET\_DB}$ , then TDP0604 will declare a valid signal and exit standby within  $t_{STANDY\_EXIT}$ .

- If a signal is detected, the TDP0604 will go into normal active operation and signals present at IN\_CLK and IN\_D[2:0] inputs will be passed through to the OUT\_CLK and OUT\_D[2:0] outputs.
- If it is determined that no signal is present, the TDP0604 will re-enter stage 1.

The TDP0604 will exit normal operation and return to the standby state within  $t_{STANDBY\_ENTRY}$  anytime the electrical idle is detected.

**Table 8-17. Power Modes**

EN pin	INPUTS					STATUS					
	HPD_IN pin	STANDBY_DISABLE register	HPD_PWRDN_N_DISABLE register	PD_EN register	HDMI 1.4/2.0: IN_CLK pin	HPD_OUT pin	IN_Dx pins	SDA/SCL	OUT_Dx OUT_CLK	DDC	Mode
L	X	X	X	X	X	High-Z	High-Z	Disabled	High-Z	Disabled	Power Down Mode
H	L	X	0	0	X	L	High-Z	Active	High-Z	Disabled	Power Down Mode
H	X	X	X	1	X	L	High-Z	Active	High-Z	Disabled	Power Down Mode
H	H	1	X	0	X	HPD_IN	All RX Active	Active	TX Active	Active	Normal operation
H	X	1	1	0	X	H	All RX Active	Active	TX Active	Active	Normal operation
H	H	0	X	0	No signal	HPD_IN	HDMI 1.4/2.0: IN_CLK Active	Active	High-Z	Active	Standby state (Squelch waiting)
H	H	0	X	0	Valid signal detected	HPD_IN	All RX Active	Active	TX Active	Active	Normal operation
H	X	0	1	0	No signal	H	HDMI 1.4/2.0: IN_CLK Active	Active	High-Z	Active	Standby state (Squelch waiting)
H	X	0	1	0	Valid signal detected	H	All RX Active	Active	TX Active	Active	Normal operation

## 8.5 Programming

### 8.5.1 Pseudocode Examples

These are examples of configuring TDP0604 when it is configured for I2C mode.

#### 8.5.1.1 HDMI 2.0 Source Example with DDC Snoop and DDC Buffer Enabled

When using TDP0604's DDC buffer with snooping enabled, this example can be used.

This example will initialize the following:

- Limited redriver mode with DC-coupled output.
- TX slew rate for each data rate
- CTLE used for each data rate.
- Receiver EQ setting for each lane (D0, D1, and D2).
- TX voltage swing for each lane (clock, D0, D1, and D2).
- TX pre-emphasis/de-emphasis for HDMI 1.4 and 2.0.

```
// (address, data)
// Initial power-on configuration.
(0x0A, 0x0A), // Rate snoop and TXFFE snoop enabled.
(0x0B, 0x34), // 3G and 6G slew rate control
(0x0C, 0x71), // HDMI clock slew rate
(0x0D, 0x22), // Limited mode, DC-coupled TX, 0dB DCG, Auto Term, disable CTLE bypass
(0x0E, 0x05), // HDMI14 and 2.0 CTLE selection
(0x10, 0x03), // Enabled DDC DCC correction and DDC buffer
(0x11, 0x0F), // HDMI1.4 and 2.0 VOD controlled per lane
(0x12, 0x03), // Clock lane VOD
(0x14, 0x03), // D0 lane VOD and TXFFE.
(0x15, 0x0Y), // D0 lane EQ. Set "Y" to desired value.
(0x16, 0x03), // D1 lane VOD and TXFFE.
(0x17, 0x0Y), // D1 lane EQ. Set "Y" to desired value.
(0x18, 0x03), // D2 lane VOD and TXFFE.
(0x19, 0x0Y), // D2 lane EQ. Set "Y" to desired value.
(0x09, 0x00), // Take out of PD state. Should be done after initialization is complete.
```


### 8.5.2 TDP0604 I<sup>2</sup>C Address Options

For further programmability, the TDP0604 can be controlled using I<sup>2</sup>C. The SCL/CFG0 and SDA/CFG1 terminals are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively.

**Table 8-18. TDP0604 I<sup>2</sup>C Device Address Description**

ADDR/EQ0 pin	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)	HEX
0	1	0	1	1	1	1	0	0/1	BC/BD
R	1	0	1	1	1	0	1	0/1	BA/BB
F	1	0	1	1	1	0	0	0/1	B8/B9
1	1	0	1	1	0	1	1	0/1	B6/B7

### 8.5.3 I<sup>2</sup>C Target Behavior




**Figure 8-11. I<sup>2</sup>C Write with Data**

The following procedure should be followed to write data to TDP0604 I<sup>2</sup>C registers (refer to [Figure 8-11](#)):

1. The controller initiates a write operation by generating a start condition (S), followed by the TDP0604 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
2. The TDP0604 acknowledges the address cycle.
3. The controller presents the register offset within TDP0604 to be written, consisting of one byte of data, MSB-first.

4. The TDP0604 acknowledges the sub-address cycle.
5. The controller presents the first byte of data to be written to the I<sup>2</sup>C register.
6. The TDP0604 acknowledges the byte transfer.
7. The controller may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TDP0604.
8. The controller terminates the write operation by generating a stop condition (P).



**Figure 8-12. I2C Read Without Repeated Start**

The following procedure should be followed to read the TDP0604 I<sup>2</sup>C registers without a repeated Start (refer to Figure 8-12).

1. The controller initiates a read operation by generating a start condition (S), followed by the TDP0604 7-bit address and a zero-value “W/R” bit to indicate a read cycle.
2. The TDP0604 acknowledges the 7-bit address cycle.
3. Following the acknowledge the controller continues sending clock.
4. The TDP0604 transmit the contents of the memory registers MSB-first starting at register 00h or last read register offset+1. If a write to the I<sup>2</sup>C register occurred prior to the read, then the TDP0604 shall start at the register offset specified in the write.
5. The TDP0604 waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I<sup>2</sup>C controller acknowledges reception of each data byte transfer.
6. If an ACK is received, then the TDP0604 transmits the next byte of data as long as controller provides the clock. If a NAK is received, then the TDP0604 stops providing data and waits for a stop condition (P).
7. The controller terminates the write operation by generating a stop condition (P).




**Figure 8-13. I2C Read with Repeated Start**

The following procedure should be followed to read the TDP0604 I<sup>2</sup>C registers with a repeated Start (refer to Figure 8-13).

1. The controller initiates a read operation by generating a start condition (S), followed by the TDP0604 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The TDP0604 acknowledges the 7-bit address cycle.
3. The controller presents the register offset within TDP0604 to be written, consisting of one byte of data, MSB-first.
4. The TDP0604 acknowledges the register offset cycle.
5. The controller presents a repeated start condition (Sr).
6. The controller initiates a read operation by generating a start condition (S), followed by the TDP0604 7-bit address and a one-value “W/R” bit to indicate a read cycle.
7. The TDP0604 acknowledges the 7-bit address cycle.
8. The TDP0604 transmit the contents of the memory registers MSB-first starting at the register offset.

9. The TDP0604 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I<sup>2</sup>C controller acknowledges reception of each data byte transfer.
10. If an ACK is received, then the TDP0604 transmits the next byte of data as long as controller provides the clock. If a NAK is received, then the TDP0604 stops providing data and waits for a stop condition (P).
11. The controller terminates the read operation by generating a stop condition (P).



**Figure 8-14. I2C Write Without Data**

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads (refer to [Figure 8-14](#)).

1. The controller initiates a write operation by generating a start condition (S), followed by the TDP0604 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The TDP0604 acknowledges the address cycle.
3. The controller presents the register offset within TDP0604 to be written, consisting of one byte of data, MSB-first.
4. The TDP0604 acknowledges the register offset cycle.
5. The controller terminates the write operation by generating a stop condition (P).

#### Note

Refer to [Figure 8-12](#) that if no register offset is included for the read procedure after initial power-up, then reads start at register offset 00h and continue byte by byte through the registers until the I<sup>2</sup>C controller terminates the read operation. During a read operation, the TDP0604 auto-increments the I<sup>2</sup>C internal register address of the last byte transferred independent of whether or not an ACK was received from the I<sup>2</sup>C controller.

## 8.6 Register Maps

### 8.6.1 TDP0604 Registers

[Table 8-19](#) lists the memory-mapped registers for the TDP0604 registers. All register offset addresses not listed in [Table 8-19](#) should be considered as reserved locations and the register contents should not be modified.

**Table 8-19. TDP0604 Registers**

Offset	Acronym	Register Name	Section
8h	REV_ID	Revision ID	<a href="#">Go</a>
9h	PD_RST	Power Down and Reset control	<a href="#">Go</a>
Ah	MISC_CONTROL	Misc Control	<a href="#">Go</a>
Bh	GBL_SLEW_CTRL	Global TX Slew control for data lanes in HDMI1.4 and 2.0	<a href="#">Go</a>
Ch	GBL_SLEW_CTRL2	Global TX Slew control for data and clock	<a href="#">Go</a>
Dh	GBL_CTRL1	Global control	<a href="#">Go</a>
Eh	GBL_CTLLE_CTRL	Global CTLE control	<a href="#">Go</a>
10h	DDC_CFG	DDC Buffer controls	<a href="#">Go</a>
11h	LANE_ENABLE	Lane enables	<a href="#">Go</a>
12h	CLK_CONFIG1	CLK lane TX swing control	<a href="#">Go</a>
13h	CLK_CONFIG2	CLK lane RX EQ control	<a href="#">Go</a>
14h	D0_CONFIG1	D0 lane TX swing and FFE control	<a href="#">Go</a>
15h	D0_CONFIG2	D0 lane RX EQ control	<a href="#">Go</a>
16h	D1_CONFIG1	D1 lane TX swing and FFE control	<a href="#">Go</a>
17h	D1_CONFIG2	D1 lane RX EQ control	<a href="#">Go</a>



**Table 8-19. TDP0604 Registers (continued)**

Offset	Acronym	Register Name	Section
18h	D2_CONFIG1	D2 lane TX swing and FFE control	<a href="#">Go</a>
19h	D2_CONFIG2	D2 lane RX EQ control	<a href="#">Go</a>
1Ah	SIGDET_TH_CFG	SIGDET voltage threshold control	<a href="#">Go</a>
1Ch	GBL_STATUS	Global Powerdown and Standby Status	<a href="#">Go</a>
20h	SCDC_TMDS_CONFIG	SCDC TMDS Clock Ratio	<a href="#">Go</a>
31h	DP_MODE_CONFIG	Selects between DP and HDMI.	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. [Table 8-20](#) shows the codes that are used for access types in this section.

**Table 8-20. TDP0604 Access Type Codes**

Access Type	Code	Description
<b>Read Type</b>		
R	R	Read
RH	R H	Read Set or cleared by hardware
<b>Write Type</b>		
W	W	Write
W1S	W 1S	Write 1 to set
WtoPH	W toPH	Write Pulse high
<b>Reset or Default Value</b>		
-n		Value after reset or the default value

### 8.6.1.1 REV\_ID Register (Offset = 8h) [Reset = 03h]

REV\_ID is shown in [Table 8-21](#).

Return to the [Summary Table](#).

**Table 8-21. REV\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	REV_ID	RH	3h	Device revision.

### 8.6.1.2 PD\_RST Register (Offset = 9h) [Reset = 01h]

PD\_RST is shown in [Table 8-22](#).

Return to the [Summary Table](#).

**Table 8-22. PD\_RST Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SOFT_RST	WtoPH	0h	Writing a 1 to this field resets all fields
6	SCDC_SOFT_RST	WtoPH	0h	Writing a 1 to this field resets the SCDC register 20h.
5	RESERVED	R	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R	0h	Reserved

**Table 8-22. PD\_RST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	HPD_PWRDWN_DISABLER	R/W	0h	Mode to ignore HPD pin and always enter active state unless PD_EN is high 0h = Automatically enter power down based on HPD_IN 1h = Always remain in active state or Standby
1	STANDBY_DISABLE	R/W	0h	When high, standby mode is disabled and the device will immediately enter active mode with all lanes enabled when not in power down. When low, the device will enter standby mode when exiting power down and wait for incoming data before entering active mode. 0h = Standby mode enabled 1h = Standby mode disabled
0	PD_EN	R/W	1h	I2C power down. Software should clear this field after it has completed initialization. HPD_OUT will be asserted low when this field is set. 0h = Normal operation 1h = Forced power down by I2C

**8.6.1.3 MISC\_CONTROL Register (Offset = Ah) [Reset = 08h]**

MISC\_CONTROL is shown in [Table 8-23](#).

Return to the [Summary Table](#).

**Table 8-23. MISC\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	LANE_SWAP	R/W	0h	This field swaps the input and output lanes. 0h = No lanes swapped 1h = Both input and output lanes swapped
6	RESERVED	R/W	0h	Reserved
5	RX_TERM_DISABLE	R/W	0h	When set will disable Rx termination. 0h = Enabled when HPD_IN high. 1h = Disable
4	HPD_OUT_SEL	R/W	0h	Selects whether HPD_OUT is push/pull or open-drain. 0h = Push Pull 1h = Open Drain
3	RESERVED	R/W	1h	Reserved
2	RATE_SNOOP_CTRL	R/W	0h	Control snooping of HDMI rates. When snooping is disabled, correct HDMI rate must be written through I2C to register 20h. 0h = Snooping enabled 1h = Snooping disabled
1-0	RESERVED	R/W	0h	Reserved

**8.6.1.4 GBL\_SLEW\_CTRL Register (Offset = Bh) [Reset = 34h]**

GBL\_SLEW\_CTRL is shown in [Table 8-24](#).

Return to the [Summary Table](#).

**Table 8-24. GBL\_SLEW\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	SLEW_3G	R/W	3h	Field controls slew rate for HDMI 1.4 data lane. 0h = slowest edge rate 7h = fastest edge rate
3	RESERVED	R	0h	Reserved

**Table 8-24. GBL\_SLEW\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	SLEW_6G	R/W	4h	Field controls slew rate for HDMI 2.0 data lanes. 0h = slowest edge rate 7h = fastest edge rate

### 8.6.1.5 GBL\_SLEW\_CTRL2 Register (Offset = Ch) [Reset = 71h]

GBL\_SLEW\_CTRL2 is shown in [Table 8-25](#).

Return to the [Summary Table](#).

**Table 8-25. GBL\_SLEW\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	RESERVED	R/W	7h	Reserved
3	RESERVED	R	0h	Reserved
2-0	SLEW_CLK	R/W	1h	Field control slew rate of clock lane. 0h = slowest edge rate 7h = fastest edge rate

### 8.6.1.6 GBL\_CTRL1 Register (Offset = Dh) [Reset = 22h]

GBL\_CTRL1 is shown in [Table 8-26](#).

Return to the [Summary Table](#).

**Table 8-26. GBL\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GLOBAL_LINR_EN	R/W	0h	Global control for selecting between linear redriver or limited redriver. 0h = Limited 1h = Linear
6	TX_AC_EN	R/W	0h	Controls selection of ac-coupled or dc-coupled TX termination. When AC-coupled is enabled, 50 $\Omega$ termination on both P and N to VCC will be enabled. 0h = dc-coupled 1h = ac-coupled
5-4	GLOBAL_DCG	R/W	2h	CTLE DCGain for all lane. 0h = -3 dB 1h = -3 dB 2h = 0 dB 3h = +1 dB
3	TXTERM_AUTO_HDMI14	R/W	0h	Selects between no termination and 300 $\Omega$ s when TERM = 2h and operating in HDMI1.4. 0h = No termination for clock less than or equal to 165MHz and 300 $\Omega$ for clock greater than 225MHz 1h = 300 $\Omega$
2	CTLEBYP_EN	R/W	0h	Selects whether or not CTLE bypass is enabled or not when GLOBAL_DCG is set to 2h and EQ set to 0h. 0h = CTLE bypass disabled 1h = CTLE bypass enabled
1-0	TERM	R/W	2h	TX termination control 0h = No termination 1h = 300 $\Omega$ 2h = Automatic based HDMI mode 3h = 100 $\Omega$

### 8.6.1.7 GBL\_CTLLE\_CTRL Register (Offset = Eh) [Reset = 3Fh]

GBL\_CTLLE\_CTRL is shown in [Table 8-27](#).

Return to the [Summary Table](#).

**Table 8-27. GBL\_CTLLE\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R/W	0h	Reserved
5-4	HDMI14_CTLLE_SEL	R/W	3h	Selects the CTLE used when datarate is HDMI 1.4. Value programmed into this field will apply to data lanes only. Clock lane will always use 3Gbps CTLE. 0h = 3 Gbps CTLE 1h = 6 Gbps CTLE 2h = Auto select based on snoop datarate 3h = Reserved
3-2	HDMI20_CTLLE_SEL	R/W	3h	Selects the CTLE used when datarate is HDMI 2.0. Value programmed into this field will apply to data lanes only. Clock lane will always use 3Gbps CTLE. 0h = 3 Gbps CTLE 1h = 6 Gbps CTLE 2h = Auto select based on snoop datarate 3h = Reserved
1-0	RESERVED	R/W	3h	Reserved

### 8.6.1.8 DDC\_CFG Register (Offset = 10h) [Reset = 02h]

DDC\_CFG is shown in [Table 8-28](#).

Return to the [Summary Table](#).

**Table 8-28. DDC\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	DDC_LV_DCC_EN	R/W	1h	Controls whether duty cycle correction is enabled for DDC LV side. 0h = DCC disabled 1h = DCC enabled
0	DDCBUF_EN	R/W	0h	Controls whether or not DDC buffer is enabled. Regardless of the state of this field, the device will always disable the DDC buffer anytime HPD_IN is low or when PD_EN field is 1. 0h = DDC Buffer Disabled 1h = DDC Buffer Enabled

### 8.6.1.9 LANE\_ENABLE Register (Offset = 11h) [Reset = 5Fh]

LANE\_ENABLE is shown in [Table 8-29](#).

Return to the [Summary Table](#).

**Table 8-29. LANE\_ENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	HDMI20_VOD	R/W	1h	VOD control for limited redriver in HDMI 2.0 0h = Use values in CLK_VOD, D0_VOD, D1_VOD and D2_VOD 1h = Default (1000 mV) 2h = Default - 5% 3h = Default + 5%
5-4	HDMI14_VOD	R/W	1h	VOD control for limited redriver in HDMI 1.4 0h = Use values in CLK_VOD, D0_VOD, D1_VOD and D2_VOD 1h = Default (1000 mV) 2h = Default - 5% 3h = Default - 10%

**Table 8-29. LANE\_ENABLE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	CLK_LANE_EN	R/W	1h	Enable for CLK lane 0h = Disabled 1h = Enabled
2	D0_LANE_EN	R/W	1h	Enable for D0 lane 0h = Disabled 1h = Enabled
1	D1_LANE_EN	R/W	1h	Enable for D0 lane 0h = Disabled 1h = Enabled
0	D2_LANE_EN	R/W	1h	Enable for D0 lane 0h = Disabled 1h = Enabled

#### 8.6.1.10 CLK\_CONFIG1 Register (Offset = 12h) [Reset = 03h]

CLK\_CONFIG1 is shown in [Table 8-30](#).

Return to the [Summary Table](#).

**Table 8-30. CLK\_CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	RESERVED	R/W	0h	Reserved
3	RESERVED	R	0h	Reserved
2-0	CLK_VOD	R/W	3h	Differential Swing control for CLK lane. 0h = Limited -15% Linear 800mV 1h = Limited -10% Linear 900mV 2h = Limited -5% Linear 1000mV 3h = Limited 800mV Linear 1200mV 4h = Limited +5% Linear Reserved 5h = Limited +10% Linear Reserved 6h = Limited +15% Linear Reserved 7h = Limited +20% Linear Reserved

#### 8.6.1.11 CLK\_CONFIG2 Register (Offset = 13h) [Reset = 00h]

CLK\_CONFIG2 is shown in [Table 8-31](#).

Return to the [Summary Table](#).

**Table 8-31. CLK\_CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	CLK_EQ	R/W	0h	EQ control for CLK lane. This field is only honored in DisplayPort mode. 0h = Min EQ Fh = Max EQ

#### 8.6.1.12 D0\_CONFIG1 Register (Offset = 14h) [Reset = 03h]

D0\_CONFIG1 is shown in [Table 8-32](#).

Return to the [Summary Table](#).

**Table 8-32. D0\_CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	D0_TXFFE	R/W	0h	TXFFE control for D0 lane. 0h = 0.0 dB 1h = 3.5 dB 2h = 6.0 dB 3h = Reserved 4h = -1.5 dB 5h = -2.5 dB 6h = -3.5 dB 7h = -4.8 dB
3	RESERVED	R	0h	Reserved
2-0	D0_VOD	R/W	3h	Differential Swing control for D0 lane. 0h = Limited -15% Linear 800mV 1h = Limited -10% Linear 900mV 2h = Limited -5% Linear 1000mV 3h = Limited 1000mV Linear 1200mV 4h = Limited +5% Linear Reserved 5h = Limited +10% Linear Reserved 6h = Limited +15% Linear Reserved 7h = Limited +20% Linear Reserved

**8.6.1.13 D0\_CONFIG2 Register (Offset = 15h) [Reset = 00h]**

D0\_CONFIG2 is shown in [Table 8-33](#).

Return to the [Summary Table](#).

**Table 8-33. D0\_CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	D0_EQ	R/W	0h	EQ control for D0 lane. 0h = Min EQ Fh = Max EQ

**8.6.1.14 D1\_CONFIG1 Register (Offset = 16h) [Reset = 03h]**

D1\_CONFIG1 is shown in [Table 8-34](#).

Return to the [Summary Table](#).

**Table 8-34. D1\_CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	D1_TXFFE	R/W	0h	TXFFE control for D1 lane. 0h = 0.0 dB 1h = 3.5 dB 2h = 6.0 dB 3h = Reserved 4h = -1.5 dB 5h = -2.5 dB 6h = -3.5 dB 7h = -4.8 dB
3	RESERVED	R	0h	Reserved

**Table 8-34. D1\_CONFIG1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	D1_VOD	R/W	3h	Differential Swing control for D1 lane. 0h = Limited -15% Linear 800mV 1h = Limited -10% Linear 900mV 2h = Limited -5% Linear 1000mV 3h = Limited 1000mV Linear 1200mV 4h = Limited +5% Linear Reserved 5h = Limited +10% Linear Reserved 6h = Limited +15% Linear Reserved 7h = Limited +20% Linear Reserved

**8.6.1.15 D1\_CONFIG2 Register (Offset = 17h) [Reset = 00h]**

D1\_CONFIG2 is shown in [Table 8-35](#).

Return to the [Summary Table](#).

**Table 8-35. D1\_CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	D1_EQ	R/W	0h	EQ control for D1 lane 0h = Min EQ Fh = Max EQ

**8.6.1.16 D2\_CONFIG1 Register (Offset = 18h) [Reset = 03h]**

D2\_CONFIG1 is shown in [Table 8-36](#).

Return to the [Summary Table](#).

**Table 8-36. D2\_CONFIG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	D2_TXFFE	R/W	0h	TXFFE control for D2 lane 0h = 0.0 dB 1h = 3.5 dB 2h = 6.0 dB 3h = Reserved 4h = -1.5 dB 5h = -2.5 dB 6h = -3.5 dB 7h = -4.8 dB
3	RESERVED	R	0h	Reserved
2-0	D2_VOD	R/W	3h	Differential Swing control for D2 lane. 0h = Limited -15% Linear 800mV 1h = Limited -10% Linear 900mV 2h = Limited -5% Linear 1000mV 3h = Limited 1000mV Linear 1200mV 4h = Limited +5% Linear Reserved 5h = Limited +10% Linear Reserved 6h = Limited +15% Linear Reserved 7h = Limited +20% Linear Reserved

**8.6.1.17 D2\_CONFIG2 Register (Offset = 19h) [Reset = 00h]**

D2\_CONFIG2 is shown in [Table 8-37](#).

Return to the [Summary Table](#).

**Table 8-37. D2\_CONFIG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	D2_EQ	R/W	0h	EQ control for D2 lane. 0h = Min EQ Fh = Max EQ

**8.6.1.18 SIGDET\_TH\_CFG Register (Offset = 1Ah) [Reset = 44h]**

SIGDET\_TH\_CFG is shown in [Table 8-38](#).

Return to the [Summary Table](#).

**Table 8-38. SIGDET\_TH\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	CFG_SIGDET_HYST	R/W	4h	Controls the SIGDET hysteresis. Value programmed into this field plus value programmed into CFG_SIGDET_VTH field defines the SIGDET assert threshold. 0h = 0mV 1h = 12mV 2h = 25mV 3h = 37mV 4h = 55mV 5h = 63mV 6h = 75mV 7h = 90mV
3	RESERVED	R	0h	Reserved
2-0	CFG_SIGDET_VTH	R/W	4h	Controls the SIGDET de-assert voltage threshold. 0h = 58mV 1h = 60mV 2h = 72mV 3h = 84mV 4h = 95mV 5h = 108mV 6h = 120mV 7h = 135mV

**8.6.1.19 GBL\_STATUS Register (Offset = 1Ch) [Reset = 00h]**

GBL\_STATUS is shown in [Table 8-39](#).

Return to the [Summary Table](#).

**Table 8-39. GBL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	PD_STATUS	RH	0h	Power Down status
6	STANDBY_STATUS	RH	0h	Standby Status
5-0	RESERVED	R	0h	Reserved

**8.6.1.20 SCDC\_TMDS\_CONFIG Register (Offset = 20h) [Reset = 00h]**

SCDC\_TMDS\_CONFIG is shown in [Table 8-40](#).

Return to the [Summary Table](#).



**Table 8-40. SCDC\_TMDS\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	TMDS_CLK_RATIO	RH/W	0h	TMDS Bit Period to TMDS Clock Period Ratio. Reads last value snooped through DDC read/write or I2C write. 0h = 1/10 (HDMI 1.4b) 1h = 1/40 (HDMI 2.0)
0	RESERVED	R	0h	Reserved

#### 8.6.1.21 DP\_MODE\_CONFIG Register (Offset = 31h) [Reset = 00h]

DP\_MODE\_CONFIG is shown in [Table 8-41](#).

Return to the [Summary Table](#).

**Table 8-41. DP\_MODE\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	RH/W	0h	Reserved
3-0	DP_MODE	RH/W	0h	Selects between HDMI and DisplayPort. When enable DisplayPort, software should also enable linear mode. 0h = DisplayPort mode disabled 3h = DisplayPort mode enabled

## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

TDP0604 is designed to accept AC or DC-coupled HDMI input signals. The device provides signal conditioning and level shifting functions to drive a compliant HDMI source connector. The device can be used in an HDMI sink application such as monitor or TV. In many major PC or gaming systems APU/GPU will provide AC-coupled HDMI signals. TDP0604 is suitable for such platforms.

### 9.1 Application Information

The TDP0604 is designed to work in source applications such as Blu-ray™ DVD player, gaming system, desktops, notebooks, or audio video receivers (AVR) and in sink applications such as TV or monitors. The following sections provide design considerations for various types of applications.

### 9.2 Typical Source-Side Application

Figure 9-1 shows a schematic representation of what is considered a standard source implementation.




Figure 9-1. TDP0604 in Source Side Application

### 9.2.1 Design Requirements

The TDP0604 can be designed into many different applications. In all the applications there are certain requirements for the system to work properly. The EN pin must have a 0.1- $\mu$ F capacitor to ground. This pin can be driven by a processor but the pin needs to change states (low to high) after voltage rails have stabilized. The best way to configure the device is by using I<sup>2</sup>C, but pin strapping is also provided as I<sup>2</sup>C is not available in all cases. As sources may have many different naming conventions it is necessary to confirm that the link between the source and the TDP0604 are correctly mapped. A Swap function is provide for the input pins in case signaling is reversed between the source and receptacle. [Table 9-1](#) provides information on the expected values to perform properly.

For this design example, the TDP0604 is assumed to be configured for pin-strap mode. If I2C mode is desired, MODE pin should be set to "F" and software must configure TDP0604. For information about how to configure TDP0604, refer to [Section 8.5.1](#).

**Table 9-1. Design Parameters**

Design Parameter	Value
$V_{CC}$	3.3-V
$V_{IO}$ (1.2-V, 1.8-V, or 3.3-V LVCMOS levels)	1.8-V
Maximum HDMI Datarate (3 or 6Gbps)	6 Gbps
Pin-strap or I2C mode (if I2C, then MODE = "F").	Pin-strap
Pin Strap Mode. (MODE = "0" or "R").	Mode = "0" (Fixed EQ with DDC Buffer support)
DDC Snoop Feature. (Y/N). Required when in pin strap. Optional in I2C mode.	Yes
SWAP function (Y/N). In pin strap mode controlled by SDA/CFG1 pin.	No. SDA/CFG1 pin = L.
DDC Level Shifter Support (Y/N)	Yes
HPD_IN to HPD_OUT Level Shifter Support (Y/N)	Yes, HPD_OUT is used. If no, then HPD_OUT can be left floating.
Pre-Channel Length (Refer to <a href="#">Table 9-2</a> on length restrictions)	Length = 16 inches ( $\approx$ 10 dB at 3 GHz insertion loss)
Post-Channel Length (Refer to <a href="#">Table 9-2</a> on length restrictions)	Length = 2 inches ( $\approx$ 1.5 dB at 3 GHz insertion loss)
Limited or linear redriver mode?	Limited redriver (LINEAR_EN pin = "0").
TX is DC or AC coupled to HDMI receptacle?	DC-coupled. AC_EN pin = Low.
GPU Launch Voltage (500 to 1200 mVpp) if using limited redriver mode.	800 mVpp
CTLE HDMI Datarate Map (Map B or Map C)	Map B
RX EQ (16 possible values. Value chosen based on pre-channel length).	EQ1 pin: "F" ADDR/EQ0 pin: "F"
TX Pre-emphasis. In pre-strap mode controlled by TXPRE pin.	Default 0 dB of pre-emphasis. Float TXPRE pin.
TX Swing. In pre-strap mode controlled by TXSWG pin.	Default TX swing level. Float TXSWG pin.

**Table 9-2. Source Layout and Component Placement Constraints**

Symbol	Parameter	Condition	Min	Typ	Max	Units
$R_{ESD}$	External series resistor between ESD component and TDP0604		0		2.5	$\Omega$
$L_{AB}$ <sup>(1) (2)</sup>	PCB trace length from GPU to TDP0604	At 6-Gbps	1		16	inches
$L_{CD}$ <sup>(1)</sup>	PCB trace length from TDP0604 to receptacle	At 6-Gbps	0.75		2	inches
$L_{CAP-RX}$	PCB trace length from TDP0604 to optional external $C_{AC-RX}$ capacitor		0.3			inches
$L_{ESD}$	PCB trace length from ESD component to receptacle				0.5	inches
$L_{R\_ESD}$	PCB trace length from $R_{ESD}$ to ESD component				0.25	inches
$L_{INTER-PAIR}$ <sup>(3)</sup>	Inter-pair skew between all four channels (D0, D1, D2, and CLK)				1	inches
$IL_{PCB}$	PCB trace insertion loss		0.1		0.2	dB / inch / GHz
$Z_{PCB\_AB}$	Differential impedance of $L_{AB}$		75		110	$\Omega$
$Z_{PCB\_CD}$	Differential impedance of $L_{CD}$		90		110	$\Omega$
$VIA_{AB}$	Number of vias between GPU and TDP0604				2	VIA
$VIA_{CD}$	Number of vias between HDMI connector and TDP0604				1	VIA
XTALK	Differential crosstalk between adjacent differential pairs on PCB.	$\leq 3$ GHz			-24	dB

- (1) Maximum distance assumes PCB trace insertion loss meets  $IL_{PCB}$  requirement. If PCB trace insertion loss exceeds the maximum limit, then distance needs to be reduced.
- (2) Minimum distance assumes PCB trace insertion loss meets  $IL_{PCB}$  requirement. If PCB trace insertion loss is less than the minimum limit, then distance needs to be increased.
- (3) Calculation of channel length is the sum of  $L_{AB}$  and  $L_{CD}$ .

### 9.2.2 Detailed Design Procedure




Figure 9-2. TDP0604 in Source Application Schematics

### 9.2.2.1 Pre-Channel ( $L_{AB}$ )

The TDP0604 can support up to 12 dB at 3 GHz of insertion loss. The loss profile between the GPU and the TDP0604 input, referred to the pre-channel as shown in [Figure 9-1](#), is less than the TDP0604 maximum receiver equalization. The loss profile of FR4 trace at different lengths is detailed in Application Curves section. The TDP0604 EQ0 and EQ1 pins should be configured to match the pre-channel insertion loss. [Table 8-5](#) provides the EQ0 and EQ1 configuration options.

The GPU transmitter differential output voltage swing must be large enough so that the TDP0604s  $V_{ID(DC)}$  and  $V_{ID(EYE)}$  requirements are met. The  $V_{ID(EYE)}$  is the eye height after the contribution of the ISI jitter only. Because a redriver can only compensate for ISI jitter, all non-ISI sources of jitter (random, sinusoidal, and so forth) will be passed through TDP0604. If the system designer requires the worst case channel length of 16 inches, then the GPU transmitter differential voltage swing without de-emphasis should be at least 1000 mVpp in order to meet the  $V_{ID(DC)}$  and  $V_{ID(EYE)}$  requirements of the TDP0604. A GPU transmitter which incorporates de-emphasis can meet the requirement with less than 1000 mVpp.

### 9.2.2.2 Post-Channel ( $L_{CD}$ )

The post-channel, as shown in [Figure 9-1](#), should be 2 inches or less. If ESD devices are used, then it may be necessary to overcome the insertion loss of the ESD device by increasing the TDP0604 transmitter voltage swing. This is done by configuring the TXSWG pin to the appropriate value as provided in [Table 8-12](#).

The post-channel is greater than 2 inches, then transmitter pre-emphasis may need to be employed. This is done by configuring the TDP0604 TXPRE pin to the appropriate setting as provided in [Table 8-11](#). Adjusting the TDP0604 transmitter voltage swing may also be necessary.

### 9.2.2.3 Common Mode Choke

It may be necessary to incorporate a common mode choke (CMC) to reduce EMI. The purpose of a CMC is to have a minimal impact to the differential signal while attenuating common mode noise thereby reducing radiated emissions. The CMC should be placed between the TDP0604 and the ESD device.

**Table 9-3. Recommended Common Mode Chokes**

Manufacturer	Part Number
Murata	DLW21SN900HQ2
Murata	DLP11SA900HL2


### 9.2.2.4 ESD Protection

It may be necessary to incorporate an ESD component to protect the TDP0604 from electrostatic discharge (ESD). It is recommended that the ESD protection component has a breakdown voltage of  $\geq 4.5$  V and a clamp voltage of  $\leq 4.3$  V. A clamp voltage greater than 4.3 V will require a  $R_{ESD}$  on each high-speed differential pin. The ESD component should be placed near the HDMI connector.


**Table 9-4. Recommended ESD Protection Component**

Manufacturer	Part Number
NXP	PUSB3FR4


### 9.2.3 Application Curves




**Figure 9-3. FR4 Trace Insertion Loss at 3 GHz**




**Figure 9-4. Pre-Channel Insertion Loss at TTP2**




**Figure 9-5. Post-Channel Insertion Loss at TTP4**




**Figure 9-6. 2.97 Gbps Input Eye at TTP2 After Pre-Channel**



**Figure 9-7. 2.97 Gbps Output Eye at TTP4 After Pre and Post Channels**



**Figure 9-8. 5.94 Gbps Input Eye at TTP2 After Pre-Channel**



**Figure 9-9. 5.94 Gbps Output Eye at TTP4 After Pre and Post Channels**

## 9.3 Power Supply Recommendations

### 9.3.1 Supply Decoupling


Texas Instruments recommends a single bulk capacitor of 10- $\mu$ F on the  $V_{CC}$  supply. Along with the bulk capacitor, Texas Instruments recommends a 0.1- $\mu$ F decoupling capacitor on each TDP0604  $V_{CC}$  pin that is placed as close to the  $V_{CC}$  pin as possible. [Figure 9-2](#) shows an example.

## 9.4 Layout

### 9.4.1 Layout Guidelines

For the TDP0604 on a high-K board, it is required to solder the PowerPAD™ onto the thermal land to ground. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the TDP0604 can operate over the full temperature range by soldering the PowerPAD onto the thermal land. For the device to operate across the temperature range on a low-K board, a 1-oz Cu trace connecting the GND pins to the thermal land must be used. A simulation shows  $R_{\theta JA} = 30.9^{\circ}\text{C/W}$  allowing 950-mW power dissipation at 70°C ambient temperature. For information about a general PCB design guide for PowerPAD packages, refer to the [PowerPAD Thermally Enhanced Package](#) application report. TI recommends using a four layer stack up at a minimum to accomplish a low-EMI PCB design. TI recommends four layers as the TDP0604 is a single voltage rail device.

- Routing the high-speed TMDS traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects from the HDMI connectors to the Redriver inputs and outputs. It is important to match the electrical length of these high speed traces to minimize both inter-pair and intra-pair skew.
- Placing a solid ground plane next to the high-speed single layer establishes controlled impedance for transmission link interconnects and provides an excellent low-inductance path for the return current flow.
- Placing a power plane next to the ground plane creates an additional high-frequency bypass capacitance.
- Routing slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep symmetry. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high frequency bypass capacitance significantly.
- To minimize crosstalk between adjacent differential pairs, the distance between the differential pairs should be at least five times longer than the trace width (5W rule). For the clock differential pair, the distance should be increased to 8W or 10W.



**Figure 9-10. Recommended 4 or 6-Layer PCB Stack**



### 9.4.2 Layout Example




Figure 9-11. Source Example Layout

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [PowerPAD Thermally Enhanced Package application report](#)

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 10.4 Trademarks

HDMI™ is a trademark of HDMI Licensing Administrator.  
Blu-ray™ is a trademark of Blu-ray Disc Association (BDA).  
PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.  
All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TDP0604IRNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP04	<a href="#">Samples</a>
TDP0604IRNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TDP04	<a href="#">Samples</a>
TDP0604RNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	TDP04	<a href="#">Samples</a>
TDP0604RNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 85	TDP04	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TDP0604IRNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP0604IRNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP0604RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TDP0604RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TDP0604IRNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TDP0604IRNQT	WQFN	RNQ	40	250	210.0	185.0	35.0
TDP0604RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TDP0604RNQT	WQFN	RNQ	40	250	210.0	185.0	35.0




# EXAMPLE BOARD LAYOUT


**RNQ0040A**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4222125/B 01/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).




# EXAMPLE STENCIL DESIGN

## RNQ0040A

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated