

Technical documentation



Support & training



TLIN2021A-Q1 SLLSFK7A – MARCH 2021 – REVISED APRIL 2022

TLIN2021A-Q1 Fault-Protected LIN Transceiver with Inhibit and Wake

1 Features

- AEC-Q100 (Grade 1) Qualified for automotive applications
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO 17987–4 electrical physical layer (EPL) specification
- Compliant to SAE J2602-1 LIN Network for Vehicle
 Applications
- Functional Safety-Capable
 - Documentation available to aid in functional safety system design
- Support for 12-V and 24-V applications
- Wide input operational voltage range:
 - V_{SUP} range from 4.5 V to 45 V
- LIN transmit data rate up to 20 kbps
- LIN receive data rate up to 100 kbps
- Operating modes: Normal, Standby and Sleep
- Low-power mode wake-up support with source recognition:
 - Remote wake-up over the LIN bus
 - Local wake-up via the WAKE pin
 - Local wake-up via EN
- Integrated 45-kΩ LIN pull-up resistor
- Control of system-level power using the INH pin
- Power-up/down glitch-free operation on LIN bus and RXD output
- Protection features: ±60 V LIN bus fault tolerant, 58 V load dump support, undervoltage protection on V_{SUP}, TXD dominant state time-out, thermal shutdown, unpowered node or ground disconnection fail-safe at system level
- Junction temperature from -40°C to 150°C
- Available in 8-pin SOIC, VSON with wettable flanks, and SOT23 packages

2 Applications

- · Body electronics and lighting
- Automotive infotainment and cluster
- Hybrid electric vehicles and power train systems
- Industrial transportation

3 Description

The TLIN2021A-Q1 is a local interconnect network (LIN) physical layer transceiver. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol that supports automotive invehicle networking.


The TLIN2021A-Q1 transmitter supports data rates up to 20 kbps. The transceiver controls the state of the LIN bus via the TXD pin and reports the state of the bus on its open-drain RXD output pin. The device has a current-limited wave-shaping driver to reduce electromagnetic emissions (EME).

The TLIN2021A-Q1 is designed to support 12-V and 24-V applications with a wide input voltage operating range. The device supports low-power sleep mode, as well as wake-up from low-power mode through wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that can be present on a node through the device INH output pin.


Device Information					
PART NUMBER PACKAGE ⁽¹⁾ BODY SIZE (NON					
	SOIC (D) (8) ⁽²⁾	4.90 mm x 3.91 mm			
TLIN2021A	VSON (DRB) (8)	3.00 mm x 3.00 mm			
	SOT23 (DDF) (8) ⁽²⁾	2.90 mm x 1.60 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Product Preview



Simplified Responder Node Schematic



Simplified Commander Node Schematic

ÆÀ

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	2
5 Description (continued)	2
6 Pin Configuration and Functions	3
7 Specification	4
7.1 Absolute Maximum Ratings	4
7.2 ESD Ratings	4
7.3 ESD Ratings - IEC Specification	4
7.4 Thermal Information	<mark>5</mark>
7.5 Recommended Operating Conditions	<mark>5</mark>
7.6 Power Supply Characteristics	
7.7 Electrical Characteristics	<mark>6</mark>
7.8 AC Switching Characteristics	10
7.9 Typical Curves	11
8 Parameter Measurement Information	13
9 Detailed Description	20
9.1 Overview	20

9.2 Functional Block Diagram	.21
9.3 Feature Description	
9.4 Device Functional Modes	
10 Application Information Disclaimer	
10.1 Application Information	
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	. 31
12.2 Layout Example	. 32
13 Device and Documentation Support	
13.1 Documentation Support	
13.2 Receiving Notification of Documentation Updates.	
13.3 Support Resources	
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	.33
13.6 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	. 33

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (January 2021) to Revision A (April 2022)	Page
•	Removed the Note following the schematic images	1
	Changed the WAKE IIL parameter description from "Ligh-level input leakage current" to "Low-level input	
	leakage current"	6
	5	


5 Description (continued)


The TLIN2021A-Q1 integrates a resistor for LIN responder node applications, ESD protection, and fault protection which allow for a reduced amount of external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection.


The TLIN2021A-Q1 also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.



6 Pin Configuration and Functions










Table 6-1. Pin Functions

PIN		ТҮРЕ	DESCRIPTION		
NAME	NO.		DESCRIPTION		
RXD	1 Digital		LIN receive data output, open-drain		
EN	2	Digital	Sleep mode control input, integrated pull-down		
WAKE	3	High Voltage	Local wake-up input, high voltage		
TXD	4	Digital	LIN transmit data input, integrated pulled down - active low after a local wake-up event		
GND	5	GND	Ground connection		
LIN	6	Bus IO	LIN bus input/output line		
V _{SUP}	7	Supply	High-voltage supply from the battery		
INH	8 High Voltage		Inhibit output to control system voltage regulators and supplies, high voltage		
Thermal		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief		



7 Specification

7.1 Absolute Maximum Ratings

(1) (2)

		MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO 17987)	-0.3	60	V
V _{LIN}	LIN Bus input voltage (ISO 17987)	-60	60	V
V _{WAKE}	WAKE pin input voltage	-0.3	60	V
V _{INH}	INH pin output voltage	-0.3	60 and V _O ≤ V _{SUP} +0.3	V
VLOGIC_INPUT	Logic input voltage	-0.3	6	V
VLOGIC_OUTPUT	Logic output voltage	-0.3	6	V
lo	Digital pin output current		8	mA
I _{O(INH)}	Inhibit output current		4	mA
I _{O(WAKE)}	WAKE output current due to ground shift (V _{WAKE} \leq V _{GND}) – 0.3 V thus current out of the WAKE pin must be limited		3	mA
TJ	Junction Temp	-55	165	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the ground terminal.

7.2 ESD Ratings

			VALUE	UNIT	
		Human body model (HBM) classification level a ground	3B: V_{SUP} , INH, and WAKE with respect to	±8000	
	Electrostatic discharge	Human body model (HBM) classification level 3B: LIN with respect to ground		±10000	
V _{ESD}		Human body model (HBM) classification level 3A: all other pins, per AEC Q100-002 ⁽¹⁾		±4000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 ESD Ratings - IEC Specification

				VALUE	UNIT
V _{ESD}	Electrostatic discharge	LIN, V_{SUP} , WAKE terminal to GND ⁽¹⁾	IEC 62228-2 per ISO 10605 Contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	V
VESD	Liechostano discriarge	LIN terminal to GND ⁽¹⁾	IEC 62228-2 per ISO 10605 Indirect contact discharge R = 330 $\Omega,$ C = 150 pF (IEC 61000-4-2)	±8000	v



7.3 ESD Ratings - IEC Specification (continued)

				VALUE	UNIT
			IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 1	-100	
V _{TRAN} Non-synchronous transient LIN, V _{SUP} , WAKE terminal to GND ⁽¹⁾	IEC 62215-3 24 V electrical systems ⁽³⁾ Pulse 1	-450			
	IEC 62228-2 per IEC 62215-3 12 V electrical systems 24 V electrical systems ⁽³⁾ Pulse 2	75			
		LIN, V_{SUP} , WAKE terminal to $GND^{(1)}$	IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3a	-150	v
	IEC 62215-3 24 V electrical systems ⁽³⁾ Pulse 3a	-225			
			IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3b	150	
	IEC 62215-3 24 V electrical systems ⁽³⁾ Pulse 3b	225			
	Direct capacitor coupling	LIN terminal to GND ⁽²⁾	SAE J2962-1 per ISO 7637-3 DCC - Slow transient pulse	±30	

(1) Results given here are specific to the IEC 62228-2 Integrated circuits – EMC evaluation of transceivers – Part 2: LIN transceivers. Testing performed by OEM approved independent 3rd party, EMC report available upon request.

(2) Results given here are specific to the SAE J2962-1 Communication Transceivers Qualification Requirements - LIN. Testing performed by OEM approved independent 3rd party, EMC report available upon request.

(3) Verified during characterization

7.4 Thermal Information

		TLIN2021A-Q1				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DRB (VSON)	DDF(SOT)	UNIT	
		8 PINS	8 Pins	8 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	126.2	54.4	120.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	66.4	61.1	60.2	°C/W	
R _{θJB}	Junction-to-board thermal resistance	69.6	26.8	42.1	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	18.7	2.3	2.4	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	68.9	26.7	41.9	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	10.8	-	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Recommended Operating Conditions

parameters valid across -40°C \leq T_J \leq 150°C (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{SUP}	Supply Voltage	4.5	45	V
V _{LIN}	LIN Bus input voltage	0	45	V
V _{LOGIC}	Logic Pin Voltage	0	5.25	V
TJ	Operating virtual junction temperature range	-40	150	°C
T _{SDR}	Thermal shutdown rising	160		°C
T _{SDF}	Thermal shutdown falling		150	°C
T _{SD(HYS)}	Thermal shutdown hysteresis		10	°C



7.6 Power Supply Characteristics

parameters valid across -40°C $\leq T_J \leq 150$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltag	e and Current	· · ·				
	Operational supply voltage	Device is operational beyond the LIN defined nominal supply voltage range See Figure 8-1 See Figure 8-2	4.5		45	V
V _{SUP}	Nominal supply voltage	Normal and standby modes ⁽¹⁾ See Figure 8-1 See Figure 8-2	4.5		45	V
		Sleep mode	4.5		45	V
	Supply current Bus dominant	Normal mode EN = V_{CC} , $R_{LIN} \ge 500 \Omega$, $C_{LIN} \le 10$ nF, INH = WAKE = V_{SUP}		1.8	7.5	mA
		Standby mode EN = 0 V, R _{LIN} \ge 500 Ω, C _{LIN} \le 10 nF, INH =WAKE = V _{SUP}		1	2.1	mA
	Supply current	Normal mode EN = V_{CC} , INH = WAKE = V_{SUP}		400	850	μA
I _{SUP}	Bus recessive	Standby mode EN = 0 V, INH = WAKE = V _{SUP}		20	55	μA
	Supply current Sleep mode	4.5 V < V _{SUP} \leq 27 V, T _J = 125°C EN = 0 V, LIN = WAKE = V _{SUP} , TXD and RXD floating		12	20	μA
		27 V < V _{SUP} \leq 45 V, T _J = 125°C EN = 0 V, LIN = WAKE = V _{SUP} , TXD and RXD floating			26	μA
UV _{SUPR}	Under voltage V _{SUP} threshold	Ramp up		4.15	4.45	V
UV _{SUPF}	Under voltage V _{SUP} threshold	Ramp down	3.5	4		V
U _{VHYS}	Delta hysteresis voltage for V _{SUP} und	er voltage threshold		0.13		V

(1) Normal mode ramp V_{SUP} while LIN signal is a 10 kHz square wave with 50% duty cycle and 36 V swing.

7.7 Electrical Characteristics

parameters valid across $-40^{\circ}C \le T_{.1} \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RXD Output	Ferminal					
V _{OL}	Low-level voltage	Based upon external pull-up to V_{CC} ⁽⁴⁾			0.6	V
I _{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
I _{LKG}	Leakage current, high-level	$LIN = V_{SUP}, RXD = V_{CC}$	-5		5	μA
TXD Input Te	rminal					
VIL	Low-level input voltage			0.8	V	
VIH	High-level input voltage		2			V
I _{LKG}	Low-level input leakage current	TXD = 0 V	-5		5	μA
I _{TXD(WAKE)}	Local wake-up source recognition TXD	Standby mode after a local wake-up event $V_{LIN} = V_{SUP}$, WAKE = 0 V or V_{SUP} , TXD = 1 V	1.3		8	mA
R _{TXD}	Internal pull-down resistor value		125	350	800	kΩ
EN Input Terr	ninal					
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{IH}	High-level input voltage		2		5.25	V
V _{HYS}	Hysteresis voltage	By design and characterization	30		500	mV
IIL	Low-level input current	EN = 0 V	-5		5	μA
R _{EN}	Internal pull-down resistor	125	350	800	kΩ	
LIN Terminal	(Referenced to V _{SUP})					



parameters valid across $-40^{\circ}C \le T_J \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	LIN recessive high-level output voltage ⁽³⁾	$TXD = V_{CC}, I_{O} = 0 mA$ 7 V ≤ V _{SUP} ≤ 45 V	0.85			V _{SUP}
V _{OH}	LIN recessive high-level output voltage ⁽¹⁾ ⁽²⁾	$TXD = V_{CC}, I_O = 0 \text{ mA}$ 7 V ≤ V _{SUP} ≤ 18 V	0.8			V_{SUP}
V _{OH}	LIN recessive high-level output voltage ⁽³⁾	$TXD = V_{CC}, I_0 = 0 \text{ mA}$ 4.5 V ≤ V _{SUP} ≤ 7 V	3			V
V _{OL}	LIN dominant low-level output voltage ⁽³⁾	TXD = 0 V 7 V $\leq V_{SUP} \leq 45 V$			0.2	V _{SUP}
V _{OL}	LIN dominant low-level output voltage ^{(1) (2)}	TXD = 0 V 7 V $\leq V_{SUP} \leq 18 V$			0.2	V _{SUP}
V _{OL}	LIN dominant low-level output voltage ⁽³⁾	TXD = 0 V 4.5 V ≤ V _{SUP} ≤ 7 V			1.2	V
V _{BUSdom}	Low-level input voltage ⁽³⁾	LIN dominant (including LIN dominant for wake up) See Figure 8-3 See Figure 8-4			0.4	V _{SUP}
V _{BUSrec}	High-level input voltage ⁽³⁾	LIN recessive See Figure 8-3 See Figure 8-4	0.6			V _{SUP}
V _{IH}	LIN recessive high-level input voltage ^{(1) (2)}	$7 \text{ V} \le \text{V}_{\text{SUP}} \le 18 \text{ V}$	0.47		0.6	V_{SUP}
V _{IL}	LIN dominant low-level input voltge ⁽¹⁾ ⁽²⁾	$7 \text{ V} \leq \text{V}_{\text{SUP}} \leq 18 \text{ V}$	0.4		0.53	V _{SUP}
V _{SUP_NON_OP}	V_{SUP} where impact of recessive LIN bus < 5% ⁽³⁾	TXD & RXD open 4.5 V \leq V _{LIN} \leq 60 V	-0.3		60	V
V _{BUS_CNT}	Receiver center threshold ⁽³⁾	V _{BUS_CNT} = (V _{BUSrec} + V _{BUSdom})/2 See Figure 8-3 See Figure 8-4	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO 17987)	V _{HYS} = V _{BUSrec} - V _{BUSdom} See Figure 8-3 See Figure 8-4			0.175	V _{SUP}
V _{HYS}	Hysteresis voltage (SAE J2602)	V _{HYS} = V _{IH} - V _{IL} See Figure 8-3 See Figure 8-4	0.07		0.175	V _{SUP}
VSERIAL_DIODE	Serial diode LIN termination pull-up path	I _{SERIAL_DIODE} = 10 µA	0.4	0.7	1.0	V
I _{BUS(LIM)}	Limiting current	$\label{eq:VSUP} \begin{array}{l} {\sf TXD} = 0 \ {\sf V}, \ {\sf V}_{{\sf LIN}} = 36 \ {\sf V}, \ {\sf R}_{{\sf Meas}} = 480 \ \Omega \\ {\sf V}_{{\sf SUP}} = 36 \ {\sf V}, \ {\sf V}_{{\sf BUSdom}} < 10.224 \ {\sf V} \end{array}$	75	120	300	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant	Driver off/recessive, LIN = 0 V V _{SUP} = 24 V See Figure 8-6	-1			mA
BUS_PAS_rec1	Receiver leakage current, recessive	Driver off/recessive, LIN $\ge V_{SUP}$ 4.5 V $\le V_{SUP} \le 45$ V See Figure 8-7			20	μA
IBUS_PAS_rec2	Receiver leakage current, recessive	Driver off/recessive, LIN = V _{SUP} See Figure 8-7	-5		5	μA
BUS_NO_GND	Leakage current, loss of ground	$ \begin{array}{l} {\sf GND}_{{\sf Device}}={\sf V}_{{\sf SUP}}=24\;{\sf V}\\ {\sf R}_{{\sf Meas}}=1\;{\sf k}\Omega\\ 0\;{\sf V}<{\sf V}_{{\sf LIN}}<36\;{\sf V} \end{array} $	-1.5		1.5	mA
leak gnd(dom)	Leakage current, loss of ground ⁽⁵⁾		-1		1	mA
leak gnd(rec)	Leakage current, loss of ground ⁽⁵⁾	$ \begin{aligned} &V_{SUP} = 8 \text{ V, GND} = \text{open, } V_{SUP} = 18 \text{ V, GND} \\ &= \text{open} \\ &R_{Commander} = 1 \text{ k}\Omega, \text{C}_{L} = 1 \text{ nF} \\ &R_{Responder} = 20 \text{ k}\Omega, \text{C}_{L} = 1 \text{ nF} \\ &LIN = \text{recessive} \end{aligned} $	-100		100	μA



parameters valid across $-40^{\circ}C \le T_J \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUS_NO_BAT	Leakage current, loss of supply	$V_{SUP} = GND$ 0 V $\leq V_{LIN} \leq 36$ V			5	μA
RSLEEP	Pull-up current source to V _{SUP} sleep mode	V _{SUP} = 27 V, LIN = GND	-20		-1.5	μA
R _{PU}	Pull-up resistor to V _{SUP}	Normal and standby modes	20	45	60	kΩ
C _{LIN}	Capacitance of the LIN pin	V _{SUP} = 14 V			25	pF
NH Output Te	rminal				ľ	
ΔV _H	High level voltage drop INH with respect to $V_{\mbox{SUP}}$	I _{INH} = - 0.5 mA		0.5	1	V
LKG(INH)	Leakage current sleep mode	INH = 0 V	-0.5		0.5	μA
NAKE Input T	erminal					
V _{IH}	High-level input voltage	Standby and sleep mode	V _{SUP} – 1.8			V
V _{IL}	Low-level input voltage	Standby and sleep mode			V _{SUP} – 3.85	V
Ін	High-level input leakage current	WAKE = V _{SUP} - 1 V	-25	-12.5		μA
IIL	Low-level input leakage current	WAKE = 1 V		15	25	μA
WAKE	WAKE hold time	Wake up time from sleep mode	5		50	μs
Duty Cycle Ch	naracteristics				1	
D1 _{12V}	Duty cycle 1 ⁽³⁾ ISO 17987 Param 27	$ \begin{array}{l} TH_{REC(MAX)} = 0.744 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \ x \ V_{SUP}, \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 50 \ \mu s \\ D1 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array} $	0.396			
D1 _{12V}	Duty cycle 1 ^{(3) (6)}	$\begin{array}{l} TH_{REC(MAX)} = 0.665 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.499 \ x \ V_{SUP} \\ V_{SUP} = 4.5 \ V \ to \ 7 \ V, \ t_{BIT} = 50 \ \mu s \\ D1 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.396			
D1 _{12V}	Duty cycle 1 ⁽¹⁾ ⁽²⁾ ⁽⁶⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \ x \ V_{SUP}, \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 52 \ \mu s \\ D1 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.396			
D2 _{12V}	Duty cycle 2 ⁽³⁾ ISO 17987 Param 28	$\begin{array}{l} TH_{REC(MIN)}=0.422 \ x \ V_{SUP}, \\ TH_{DOM(MIN)}=0.284 \ x \ V_{SUP}, \\ V_{SUP}=7 \ V \ to \ 18 \ V, \ t_{BIT}=50 \ \mu s \\ D2=t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$			0.581	
D2 _{12V}	Duty cycle 2 ⁽³⁾ ⁽⁶⁾	$\begin{array}{l} TH_{REC(MIN)} = 0.496 \ x \ V_{SUP}, \\ TH_{DOM(MIN)} = 0.361 \ x \ V_{SUP}, \\ V_{SUP} = 4.5 \ V \ to \ 7 \ V, \ t_{BIT} = 50 \ \mu s \\ D2 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$			0.581	
D2 _{12V}	Duty cycle 2 ⁽¹⁾ (2) (6)	$\begin{array}{l} TH_{REC(MIN)} = 0.422 \ x \ V_{SUP}, \\ TH_{DOM(MIN)} = 0.284 \ x \ V_{SUP}, \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 52 \ \mu s \\ D2 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$			0.581	
D3 _{12V}	Duty cycle 3 ⁽³⁾ ISO 17987 Param 29	$\begin{array}{l} TH_{REC(MAX)}=0.778 \ x \ V_{SUP} \\ TH_{DOM(MAX)}=0.616 \ x \ V_{SUP} \\ V_{SUP}=7 \ V \ to \ 18 \ V, \ t_{BIT}=96 \ \mu s \\ D3=t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.417			
D3 _{12V}	Duty cycle 3 ^{(3) (6)}	$\begin{array}{l} TH_{REC(MAX)} = 0.665 \ x \ V_{SUP} \\ TH_{DOM(MAX)} = 0.499 \ x \ V_{SUP} \\ V_{SUP} = 4.5 \ V \ to \ 7 \ V, \ t_{BIT} = 96 \ \mu s \\ D3 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.417			



parameters valid across -40°C ≤ T_J ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
D3 _{12V}	Duty cycle 3 ^{(1) (2) (6)}	$\begin{array}{l} TH_{REC(MAX)} = 0.778 \ x \ V_{SUP} \\ TH_{DOM(MAX)} = 0.616 \ x \ V_{SUP} \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 96 \ \mu s \\ D3 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.417		
D4 _{12V}	Duty cycle 4 ⁽³⁾ ISO 17987 Param 30	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP} \\ TH_{DOM(MIN)} = 0.251 \ x \ V_{SUP} \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 96 \ \mu s \\ D4 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$		0.59	
D4 _{12V}	Duty cycle 4 ^{(3) (6)}	$\begin{array}{l} TH_{REC(MAX)}=0.496\ x\ V_{SUP}\\ TH_{DOM(MAX)}=0.361\ x\ V_{SUP}\\ V_{SUP}=4.5\ V\ to\ 7\ V,\ t_{BIT}=96\ \mu s\\ D4=t_{BUS_rec(MAX)}/(2\ x\ t_{BIT})\\ See\ Figure\ 8-8\ and\ Figure\ 8-9 \end{array}$		0.59	
D4 _{12V}	Duty cycle 4 ^{(1) (2) (6)}	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP} \\ TH_{DOM(MIN)} = 0.251 \ x \ V_{SUP} \\ V_{SUP} = 7 \ V \ to \ 18 \ V, \ t_{BIT} = 96 \ \mu s \\ D4 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$		0.59	
D1 _{24V}	Duty cycle 1 ISO 17987 Param 72	$\begin{array}{l} TH_{REC(MAX)} = 0.710 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.554 \ x \ V_{SUP}, \\ V_{SUP} = 15 \ V \ to \ 36 \ V, \ t_{BIT} = 50 \ \mu s \\ D1 = t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.330		
D2 _{24V}	Duty cycle 2 ISO 17987 Param 73	$\begin{array}{l} TH_{REC(MIN)} = 0.446 \ x \ V_{SUP}, \\ TH_{DOM(MIN)} = 0.302 \ x \ V_{SUP}, \\ V_{SUP} = 15.6 \ V \ to \ 36 \ V, \ t_{BIT} = 50 \ \mu s \\ D2 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$		0.642	
D3 _{24V}	Duty cycle 3 ISO 17987 Param 74	$\begin{array}{l} TH_{REC(MAX)}=0.744\ x\ V_{SUP}\\ TH_{DOM(MAX)}=0.581\ x\ V_{SUP}\\ V_{SUP}=7\ V\ to\ 36\ V,\ t_{BIT}=96\ \mu s\\ D3=t_{BUS_rec(min)}/(2\ x\ t_{BIT})\\ See\ Figure\ 8-8\ and\ Figure\ 8-9 \end{array}$	0.386		
D3 _{24V}	Duty cycle 3 ⁽⁶⁾	$\begin{array}{l} TH_{REC(MAX)}=0.645 \ x \ V_{SUP} \\ TH_{DOM(MAX)}=0.581 \ x \ V_{SUP} \\ V_{SUP}=4.5 \ V \ to \ 7 \ V, \ t_{BIT}=96 \ \mu s \\ D3=t_{BUS_rec(min)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$	0.386		
D4 _{24V}	Duty cycle 2 ⁽⁶⁾ ISO 17987 Param 75	$\begin{array}{l} TH_{REC(MIN)} = 0.422 \ x \ V_{SUP}, \\ TH_{DOM(MIN)} = 0.284 \ x \ V_{SUP}, \\ V_{SUP} = 4.5 \ V \ to \ 36 \ V, \ t_{BIT} = 96 \ \mu s \\ D2 = t_{BUS_rec(MAX)}/(2 \ x \ t_{BIT}) \\ See \ Figure \ 8-8 \ and \ Figure \ 8-9 \end{array}$		0.591	
D1 _{LB}	Duty cycle 1 at low battery ⁽¹⁾ ⁽²⁾ ⁽⁶⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.665 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.499 \ x \ V_{SUP}, \\ V_{SUP} = 5.5 \ V \ to \ 7 \ V, \ t_{BIT} = 52 \ \mu s \end{array}$	0.396		
D2 _{LB}	Duty cycle 2 at low battery ⁽¹⁾ ⁽²⁾ ⁽⁶⁾	$ \begin{array}{l} TH_{REC(MAX)} = 0.496 \; x \; V_{SUP} \\ TH_{DOM(MAX)} = 0.361 \; x \; V_{SUP} \\ V_{SUP} = 6.1 \; V \; to \; 7 \; V, \; t_{BIT} = 52 \; \mu s \end{array} $		0.581	
D3 _{LB}	Duty cycle 3 at low battery ⁽¹⁾ ⁽²⁾ ⁽⁶⁾	$\begin{array}{l} TH_{REC(MAX)} = 0.665 \; x \; V_{SUP}, \\ TH_{DOM(MAX)} = 0.499 \; x \; V_{SUP}, \\ V_{SUP} = 5.5 \; V \; to \; 7 \; V, \; t_{BIT} = 96 \; \mu s \end{array}$	0.396		
D _{4LB}	Duty cycle 4 at low battery ⁽¹⁾ ⁽²⁾ ⁽⁶⁾	$ \begin{array}{l} TH_{REC(MAX)} = 0.496 \; x \; V_{SUP} \\ TH_{DOM(MAX)} = 0.361 \; x \; V_{SUP} \\ V_{SUP} = 6.1 \; V \; to \; 7 \; V, \; t_{BIT} = 96 \; \mu s \end{array} $		0.581	
T _{r-d max_D1}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (²) ⁽⁶⁾ Recessive to dominant	$\begin{array}{l} TH_{REC(MAX)} = 0.744 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.581 \ x \ V_{SUP} \\ 7 \ V \leq V_{SUP} \leq 18 \ V, \ t_{BIT} = 52 \ \mu s \\ t_{REC(MAX)_D1} - t_{DOM(MIN)_D1} \end{array}$		10.8	μs
T _{d-r max_D2}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ ⁽²⁾ ⁽⁶⁾ Dominant to recessive	$ \begin{array}{l} TH_{REC(MAX)} = 0.422 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.284 \ x \ V_{SUP} \\ 7 \ V \leq V_{SUP} \leq 18 \ V, \ t_{BIT} = 52 \ \mu s \\ t_{DOM(MAX)_D2} - t_{REC(MIN)_D2} \end{array} $		8.4	μs

parameters valid across $-40^{\circ}C \le T_{.1} \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{r-d max_D3}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Recessive to dominant	$\begin{array}{l} TH_{REC(MAX)} = 0.778 \ x \ V_{SUP} \\ TH_{DOM(MAX)} = 0.616 \ x \ V_{SUP} \\ 7 \ V \leq V_{SUP} \leq 18 \ V, \ t_{BIT} = 96 \ \mu s \\ t_{REC(MAX)_D3} - t_{DOM(MIN)_D3} \end{array}$			15.9	μs
T _{d-r max_D4}	Transmitter propagation delay timings for the duty cycle ^{(1) (2) (6)} Dominant to recessive	$\begin{array}{l} TH_{REC(MIN)} = 0.389 \ x \ V_{SUP} \\ TH_{DOM(MIN)} = 0.251 \ x \ V_{SUP} \\ 7 \ V \leq V_{SUP} \leq 18 \ V, \ t_{BIT} = 96 \ \mu s \\ t_{DOM(MAX)_D4} - t_{REC(MIN)_D4} \end{array}$			17.28	μs
T _{r-d max_low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ (²) (⁶) Recessive to dominant	$\begin{array}{l} TH_{REC(MAX)} = 0.665 \ x \ V_{SUP}, \\ TH_{DOM(MAX)} = 0.499 \ x \ V_{SUP} \\ 5.5 \ V \leq V_{SUP} \leq 7 \ V, \ t_{BIT} = 52 \ \mu s \\ t_{REC(MAX)_low} - t_{DOM(MIN)_low} \end{array}$			10.8	μs
T _{d-r max_low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ (²) (⁶) Dominant to recessive	$\begin{array}{l} TH_{REC(MAX)} = 0.496 \ x \ V_{SUP} \\ TH_{DOM(MAX)} = 0.361 \ x \ V_{SUP} \\ 6.1 \ V \leq V_{SUP} \leq 7 \ V, \ t_{BIT} = 52 \ \mu s \\ t_{DOM(MAX)_low} \text{-} \ t_{REC(MIN)_low} \end{array}$			8.4	μs

(1) SAE 2602 commander node load conditions: 5.5 nF/4 k Ω and 899 pF/20 k Ω

SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω (2)

(3)

ISO 17987 bus load conditions (C_{LINBUS} , R_{LINBUS}) include 1 nF/1 k Ω ; 6.8 nF/660 Ω ; 10 nF/500 Ω . RXD uses open drain output structure therefore V_{OL} level is based upon microcontroller supply voltage. (4)

(5) $I_{\text{leak gnd}} = (V_{\text{BAT}} - V_{\text{LIN}})/R_{\text{Load}}$

Specified by design (6)

7.8 AC Switching Characteristics


parameters valid across $-40^{\circ}C \le T_{.1} \le 150^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switchi	ng Characteristics	· · ·				
t _{rx_pdr}	Receiver rising propagation delay time ISO 17987 Param 31	4.5 V ≤ VSUP < 5.5 V, R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF			6	μs
t _{rx_pdf}	Receiver falling propagation delay time ISO 17987 Param 31	See Figure 8-10 and Figure 8-11			6	μs
t _{rx_pdr}	Receiver rising propagation delay time ISO 17987 Param 31	5.5 V ≤ VSUP, R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF			5	μs
t _{rx_pdf}	Receiver falling propagation delay time ISO 17987 Param 31	See Figure 8-10 and Figure 8-11			5	μs
t _{rs_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time ISO 17987 Param 32	$ Rising edge with respect to falling edge \\ t_{x_sym} = t_{x_pdf} - t_{rx_pdr}), \\ R_{RXD} = 2.4 \ k\Omega, \ C_{RXD} = 20 \ pF \\ See Figure 8-10 \ and Figure 8-11 $	-2		2	μs
t _{LINBUS}	Minimum dominant time on LIN bus for wake-up	See Figure 8-14, Figure 9-2 and Figure 9-3	25	65	150	μs
t _{CLEAR}	Time to clear false wake-up prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 9-3	8	25	50	μs
t _{MODE_CHANGE}	Mode change delay time	Time to change from normal mode to sleep mode through EN pin See Figure 8-12	2		15	μs
t _{NOMINT}	Normal mode initialization time ⁽¹⁾	Time for normal mode to initialize and data on RXD pin to be valid, includes t_{MODE_CHANGE} for standby to normal mode. See Figure 8-12			45	μs
t _{PWR}	Power-up time	Time it takes for valid data on RXD upon power-up			1.5	ms
t _{TXD_DTO}	Dominant state time out		20	50	80	ms

(1) The transition time from sleep mode to normal mode includes both $t_{\text{MODE_CHANGE}}$ and $t_{\text{NOMINT}}.$




7.9 Typical Curves





7.9 Typical Curves (continued)





8 Parameter Measurement Information





Figure 8-1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10



Copyright © 2019, Texas Instruments Incorporated









Figure 8-3. LIN Bus Input Signal






Copyright © 2019, Texas Instruments Incorporated





Copyright © 2019, Texas Instruments Incorporated

Figure 8-5. V_{SUP_NON_OP} Param 11











Figure 8-7. Test Circuit for $I_{BUS_PAS_rec}$ Param 14

















Copyright © 2019, Texas Instruments Incorporated







Figure 8-11. Propagation Delay



			Wake	Event		
EN						
MODE	Normal	Transition	Sleep	Standby	Transition	Normal
RXD	Mirrors Bus	Indeterminate Ignore	Floating	Wake Request RXD = Low	Indeterminate Ignore	Mirrors Bus

Figure 8-12. Mode Transitions



Copyright © 2019, Texas Instruments Incorporated








Figure 8-14. Wake-up through LIN



9 Detailed Description

9.1 Overview

The TLIN2021A-Q1 is a local interconnect network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, SAE J2602-1, SAE J2602-2, ISO 17987–4, and ISO 17987–7 standards. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol focused on automotive in-vehicle networking.

The device transmitter supports data rates from 2.4-kbps to 20-kbps and the receiver supports data rates up to 100-kbps for end-of-line programming. The device controls the state of the LIN bus through the TXD pin and reports the state of the bus through its open-drain RXD output pin. The LIN protocol data stream on the TXD input is converted by the device into a LIN bus signal using an optimized electromagnetic emissions current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microcontroller through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the transceivers internal pull-up resistor (45-k Ω) and a series diode. No external pull-up components are required for responder node applications. Commander node applications require an external pull-up resistor (1-k Ω) as well as a series diode per the LIN specification.


The device is designed to support 12-V and 24-V applications with a wide input voltage operating range and also supports low-power sleep mode. The device supports wake-up from low-power mode through wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a node through the INH output pin.

The TLIN2021A-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in the applications. In the event of a ground shift or supply voltage disconnection, the device prevents back-feed current through LIN to the supply input.

The TLIN2021A-Q1 also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.



9.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 LIN

This high voltage input/output pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 60-V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

9.3.1.1 LIN Transmitter Characteristics

The LIN transmitter has thresholds and AC switching parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for LIN responder node applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used in a commander node application per the LIN specification.

9.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates, > 100 kbps, than supported by LIN or SAEJ2602 specifications. This allows the TLIN2021A-Q1 to be used for high-speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.



9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor (1-k Ω) and a series diode to V_{SUP} must be added when the device is used for commander node applications as per the LIN specification.




Figure 9-1 shows a commander node configuration and how the voltage levels are defined

Figure 9-1. Commander Node Configuration with Voltage Levels

9.3.2 TXD

TXD is the interface to the MCU LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground) and when TXD is high the LIN output is recessive (near V_{SUP}), see Figure 9-1.

The TXD input structure is compatible with 3.3-V and 5-V microcontrollers and integrates a weak pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state time-out timer. When a change of state on the WAKE pin initiates a local wake-up event, the TXD pin is pulled hard to ground indicating a local wake-up event. The hard pull to ground is released upon the rising edge on the EN pin. If an external pull-up resistor is added to the TXD pin to the microcontroller's IO voltage then TXD is pulled high to indicate a remote wake-up event.

9.3.3 RXD

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{SUP}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3-V and 5-V microcontrollers. If the microcontroller's RXD pin does not have an integrated pull-up, an external pull-up resistor to the microcontroller's IO supply voltage is required. In standby mode, the RXD pin is driven low to indicate a wake-up request.

9.3.4 V_{SUP}

 V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode, see Figure 9-1. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.5 GND

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level,



the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake-up. EN has an internal pull-down resistor to ensure the device remains in low power mode even if EN floats.

9.3.7 WAKE

The WAKE pin is a high-voltage input used for the local wake-up (LWU) function. This function is explained further in Section 9.4.4.1 section. The pin is defaulted to bidirectional edge trigger, meaning it recognizes a local wake-up (LWU) on a rising or falling edge of WAKE pin transition.

9.3.8 INH

The TLIN2021A-Q1 inhibit, INH, output pin can be used to control the enable of system power-management devices allowing for a significant reduction in battery quiescent current consumption while the application is in sleep mode. The INH pin has two states: driven high and high impedance. When the INH pin is driven high, the terminal shows V_{SUP} minus a diode voltage drop. In the high impedance state the output is left floating. The INH pin is high in the normal and standby modes and is low when in sleep mode. A 100 k Ω load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

The INH terminal should be considered a high-voltage logic terminal and not a power output. Thus should be used to drive the EN terminal of the systems power-management device and not used as a switch for the power-management supply itself. This terminal is not reverse battery protected and thus should not be connected outside the system module.

9.3.9 Local Faults

The TLIN2021A-Q1 has several protection features that are described as follows.

9.3.10 TXD Dominant Time-Out (DTO)

While the LIN driver is in active mode a TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the time-out period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit, t_{TXD_DTO} , expires the LIN driver is disabled releasing the bus line to the recessive level. This keeps the bus free for communication between other nodes on the network. The LIN driver is re-activated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant time-out. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, and the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. If EN pin is high at power-up, the TLIN2021A-Q1 enters normal mode. With the internal TXD connected low, the DTO timer starts. To avoid a t_{TXD_DTO} fault, a recessive signal should be put onto the TXD pin before the t_{TXD_DTO} timer expires, or the device should be into sleep mode by connecting EN pin low.

9.3.11 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The TLIN2021A-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus clears the bus stuck dominant fault, preventing excessive current use, see Figure 9-2 and Figure 9-3.

RXD







Figure 9-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake-up





9.3.12 Thermal Shutdown

The TLIN2021A-Q1 transmitter is protected by limiting the current. If the junction temperature, T_J , of the device exceeds the thermal shutdown threshold, $T_J > T_{SDR}$, the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

9.3.13 Under Voltage on V_{SUP}

The device contains a power on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

9.3.14 Unpowered Device


In automotive applications, some LIN nodes in a system can be unpowered, ignition supplied, while others in the network remains powered by the battery. The device has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

9.4 Device Functional Modes

The TLIN2021A-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections describe these modes and how the device transitions between the different modes. Figure 9-4 graphically shows the relationship while Table 9-1 shows the state of pins.



	Table 9-1. Operating Modes											
MODE	EN	TXD	RXD	INH	LIN BUS TERMINATION	TRANSMITTE R	COMMENT					
Sleep	Low	Weak pull-down	Floating	Floating	Weak current pull-up	Off						
Standby	Low	Weak pull-down if LIN bus wake- up; Strong pull-down if a local wake-up event (WAKE pin)	Low	High	45-kΩ	Off	Wake-up event detected, waiting on MCU to set EN					
Normal	High	High: recessive state Low: dominant state	LIN Bus Data	High	45-kΩ	On	LIN transmission up to 20 kbps					






Figure 9-4. Operating State Diagram

9.4.1 Normal Mode

The EN pin controls the mode of the device. If the EN pin is high at power-up the device powers up in normal mode, if the EN is low at power-up the device powers up in standby mode. In normal mode the receiver and transmitter fully operational. The LIN transmitter transmits data from the LIN controller to the LIN bus up to the LIN specified maximum data rate of 20-kbps. The LIN receiver detects the data stream on the LIN bus up to data rates of 100-kbps and outputs the data on RXD output for the LIN controller. Upon an EN pin transition from low to high the TLIN2021A-Q1 transitions from sleep mode to normal mode in $t \ge t_{NOMINT}$.

9.4.2 Sleep Mode

Sleep mode is the lowest power mode of the TLIN2021A-Q1 and is only entered from normal mode when the EN pin transitions from high to low for t > t_{MODE CHANGE}. In sleep mode, the LIN driver and receiver are switched off, the LIN bus is weakly pulled up, and the transceiver cannot send or receive data. The INH pin is switched to a floating output in sleep mode causing any system power elements controlled by the INH pin to be switched off thus reducing the system power consumption. While the device is in sleep mode, the following conditions exist:



- The LIN bus driver is disabled and the internal LIN bus termination is switched off to minimize power loss if LIN is short circuited to ground.
- A weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input, WAKE pin and LIN wake-up receiver are active.

The TLIN2021A-Q1 supports three methods for wake-up from sleep mode:

- Wake-up over the LIN bus via the LIN wake-up receiver.
- Local wake-up via the WAKE pin.
- Local wake-up via the EN pin. The EN pin must be set high for t > t_{NOMINT} in order for the device to wake-up.

9.4.3 Standby Mode

Standby mode is entered whenever a wake-up event occurs through LIN bus or the WAKE pin while the device is in sleep mode. In standby mode, the LIN bus responder termination circuit, 45-k Ω , is on. When a wake-up event occurs and the TLIN2021A-Q1 enters standby mode the RXD pin is driven low signaling the wake-up event to the LIN controller.

The TLIN2021A-Q1 exits standby mode and transitions to normal mode when the EN pin is set high for longer than t_{MODE_CHANGE} where the normal LIN transmitter and receiver are fully operational and bi-directional communication is possible.

9.4.4 Wake-Up Events

There are three ways to wake-up the TLIN2021A-Q1 from sleep mode:

- Remote wake-up initiated by the falling edge of a recessive-to-dominant state transition on the LIN bus where
 the dominant state is held longer than t_{LINBUS} filter time. After the t_{LINBUS} filter time has been met a rising
 edge on the LIN bus going from dominant-to-recessive initiates a remote wake-up event. The pattern and
 t_{LINBUS} filter time used for the LIN wake-up prevents noise and bus stuck dominant faults from causing false
 wake requests.
- A local wake-up event due to the EN pin being set high for t > t_{MODE CHANGE}.
- A local wake-up event due to a change in voltage level on the WAKE pin for t > t_{WAKE}

9.4.4.1 Local Wake-Up (LWU) via WAKE Input Terminal

The WAKE terminal is a bi-directional high-voltage input which can be used for local wake-up (LWU) requests via a voltage transition. A LWU event is triggered on either a low-to-high or high-to-low transition since it has bi-directional input thresholds. The WAKE pin could be used with a switch to V_{SUP} or to ground. If the terminal is unused it should be pulled to V_{SUP} or ground to avoid unwanted parasitic wake-up events. When a LWU event takes place the TXD pin is pulled hard to GND letting the LIN controller know that the wake-up event was due to the WAKE pin and not a wake over LIN event.

The LWU circuitry is active in standby mode and sleep mode. If a valid LWU event occurs in standby mode, the device remains in standby mode and drive the RXD output low. If a valid LWU event occurs in sleep mode, the device transitions to standby mode and drives the RXD output low. The LWU circuitry is not active in normal mode. To minimize system-level current consumption, the internal bias voltages of the terminal follows the state on the terminal with a delay of $t_{WAKE(MIN)}$. A constant high level on WAKE has an internal pull-up to V_{SUP} , and a constant low level on WAKE has an internal pull-down to GND.






Figure 9-5. Local Wake-Up – Rising Edge




Figure 9-6. Local Wake-Up – Falling Edge

9.4.4.2 Wake-Up Request (RXD)

When the TLIN2021A-Q1 encounters a wake-up event from the WAKE pin or the LIN bus, the RXD output is driven low until EN is asserted high, the device enters normal mode. Once the device enters normal mode, the wake-up event is cleared, and the RXD output is released. The RXD output is fully operational and reflects the receiver output from the LIN bus.

Copyright © 2022 Texas Instruments Incorporated



10 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


10.1 Application Information


The TLIN2021A-Q1 can be used in both a responder node application and a commander node application in a LIN network.

10.2 Typical Application

The device integrates a 45-k Ω pull-up resistor and series diode for responder node applications. For commander node applications, an external 1-k Ω pull-up resistor with series blocking diode can be used. Figure 10-1 shows the device being used in both commander node and responder node applications.









10.2.1 Design Requirements

The RXD output structure is an open-drain output stage which allows the TLIN2021A-Q1 to be used with 3.3-V and 5-V controllers. If the RXD pin of the controller does not have an integrated pull-up, an external pull-up resistor to the controller's IO voltage is required. The external pull-up resistor value should be between 1-k Ω to 10-k Ω . The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.

10.2.2 Detailed Design Procedures

10.2.2.1 Normal Mode Application Note

When using the TLIN2021A-Q1 in systems which are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until t_{MODE CHANGE} has been met. This is shown in Figure 8-12

10.2.2.2 TXD Dominant State Time-Out Application Note


The maximum dominant TXD time allowed by the TXD dominant state time-out limits the minimum possible data rate of the device. The LIN protocol has different constraints for commander node and responder node applications thus there are different maximum consecutive dominant bits for each application case thus different minimum data rates.

10.2.2.3 Standby Mode Application Note

If the TLIN2021A-Q1 detects an under voltage on V_{SUP} the RXD pin transitions low signaling to the controller that the TLIN2021A-Q1 is in standby mode. The transceiver should be returned to sleep mode for the lowest power state.

10.2.3 Application Curves

Figure 10-2 and Figure 10-3 show the propagation delay from the TXD pin to the LIN pin for the dominant to recessive and recessive to dominant edges. Device was configured in commander mode with external pull-up resistor (1 k Ω) and 680 pF bus capacitance.





11 Power Supply Recommendations

The TLIN2021A-Q1 was designed to operate directly from a car battery, or any other DC supply ranging from 4.5-V to 45-V. The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements. Device has been designed and tested to support supply ramp rates equal to or slower than 0.5 V/ μ s.

12 Layout

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

12.1 Layout Guidelines

- Pin 1(RXD): The RXD pin is an open-drain output and requires and external pull-up resistor in the range of 1-kΩ and 10-kΩ to function properly. If the controller paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the supply voltage for the controller.
- Pin 2 (EN): EN is an input pin that is used to place the device in low-power sleep mode. If this feature is not used, the pin should be connected to the supply voltage for the controller through a series resistor using a pull-up value between 1-kΩ and 10-kΩ. Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the case of an over voltage fault.
- Pin 3 (WAKE): SW1 is oriented in a low-side configuration which is used to implement a local WAKE event. The series resistor R5 is needed for protection against over current conditions as it limits the current into the WAKE pin when the ECU has lost its ground connection. The pull-up resistor R4 is required to provide sufficient current during stimulation of a WAKE event. In this layout example R4 is set to 3-kΩ and R5 is set to 33-kΩ.
- **Pin 4 (TXD):** The TXD pin is the transmit input signal to the device from the controller. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to help filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- Pin 6 (LIN): The LIN pin connects to the TLIN2021A-Q1 to the LIN bus. For responder node applications a
 220 pF capacitor to ground is implemented. For commander node applications an additional series resistor
 and blocking diode should be placed between the LIN pin and the V_{SUP} pin, see Typical LIN Bus.
- Pin 7 (V_{SUP}): This is the supply pin for the device. A 100-nF capacitor should be placed close to the V_{SUP} supply pin for local power supply decoupling.
- **Pin 8 (INH):**The INH pin is used for system power-management. A 100-kΩ load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

Note

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.



12.2 Layout Example




Figure 12-1. Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()		-		-	()	(6)	(-)			
TLIN2021ADDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2JJF	Samples
TLIN2021ADRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL021A	Samples
TLIN2021ADRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T2021A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN2021ADDFRQ1	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLIN2021ADRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TLIN2021ADRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN2021ADDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLIN2021ADRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TLIN2021ADRQ1	SOIC	D	8	2500	356.0	356.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008J

PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DRB0008J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DDF0008A



PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



DDF0008A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DDF0008A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



^{7.} Board assembly site may have different recommendations for stencil design.

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated