









**TPS62916E** 

SLVSHM4A - DECEMBER 2023 - REVISED JUNE 2024


# TPS62916E 3V to 17V, 6A, Low Noise and Low Ripple Buck Converter With Integrated **Ferrite Bead Filter Compensation**

#### 1 Features

- Low output 1/f noise  $< 20\mu V_{RMS}(100Hz \text{ to } 100kHz)$
- Low output voltage ripple  $< 10\mu V_{RMS}$  after ferrite bead
- High PSRR of > 65dB (up to 100kHz)
- 2.2MHz, 1.4MHz, or 1.0MHz fixed frequency peak current mode control
- Synchronizable with external clock (optional)
- Integrated loop compensation supports ferrite bead for second stage L-C filter with 30dB attenuation (optional)
- Spread spectrum modulation (optional)
- 3.0V to 17V input voltage range
- 0.8V to 5.5V output voltage range
- $25m\Omega/7m\Omega$  R<sub>DSon</sub>
- Output voltage accuracy of ±1% over temperature
- Precise enable input allows
  - User-defined undervoltage lockout
  - Exact sequencing
- Adjustable soft start
- Power-good output
- Output discharge (optional)
- -55°C to 150°C junction temperature range
- 2. mm × 3.0mm QFN with 0.5mm pitch
- Create a custom design using the TPS62916E with the WEBENCH® Power Designer

### 2 Applications

- **Avionics**
- **Smart munitions**
- Ruggedized communication
- Medical



**Output Noise Versus Frequency** 

### 3 Description

The TPS62916E device is a highly-efficient, low noise, and low ripple current mode synchronous buck converter. The device is designed for noise sensitive applications that normally use an LDO for post regulation such as high-speed ADCs, clock and jitter cleaner, serializer, de-serializer, and radar applications.


To reduce the output voltage ripple, the device loop compensation is designed to operate with an optional second-stage ferrite bead L-C filter. Lowfrequency noise levels, similar to a low-noise LDO, are further achieved by filtering the internal voltage reference with a capacitor connected to the NR/SS pin. Combined, these features allow for an output voltage ripple below 10µV<sub>RMS</sub>.

The device operates at a fixed switching frequency of 2.2MHz, 1.4MHz, or 1MHz, and can be synchronized to an external clock. An optional spread spectrum modulation scheme spreads the DC/DC switching frequency over a wider span, which lowers the mixing spurs.

**Package Information** 

DEVICE NAME	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
TPS62916E	RPY (VQFN-HR, 14)	2.5mm × 3.0mm		

- For more information, see Section 10.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application** 



## **Table of Contents**

1 Features1	7 Application and Implementation	17
2 Applications1	7.1 Application Information	17
3 Description1	7.2 Typical Applications	17
4 Pin Configuration and Functions3	7.3 Power Supply Recommendations	
5 Specifications4	7.4 Layout	26
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support	
5.2 ESD Ratings	8.1 Device Support	29
5.3 Recommended Operating Conditions4	8.2 Documentation Support	
5.4 Thermal Information5	8.3 Receiving Notification of Documentation Updates.	29
5.5 Electrical Characteristics5	8.4 Support Resources	29
5.6 Typical Characteristics7	8.5 Trademarks	
6 Detailed Description10	8.6 Electrostatic Discharge Caution	30
6.1 Overview	8.7 Glossary	
6.2 Functional Block Diagram11	9 Revision History	
6.3 Feature Description12	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes15	Information	30



# 4 Pin Configuration and Functions




Figure 4-1. 14-Pin VQFN-HR, RPY Package (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE	DESCRIPTION
NO.	NAME	(1)	DESCRIFTION
2	NR/SS	0	A capacitor connected to this pin sets the soft-start time and low frequency noise level of the device.
4	VO	1	Output voltage sense pin. This pin must be connected directly after the first inductor.
8, 12	VIN	I	Power supply input voltage pin
9, 11	PGND	_	Power ground connection
10	SW	0	Switch pin of the power stage. Connect this pin to the start winding of the output inductor .
13	sw	0	Switch pin. Connect a capacitor from this pin to the BOOT pin.
7	EN/SYNC	1	Enable, Disable pin including threshold-comparator. Connect to logic low to disable the device. Pull high to enable the device. This pin has an internal pulldown resistor of typically $500 \text{ k}\Omega$ when the device is disabled. Apply a clock to this pin to synchronize the device
14	воот	I	Supply for the internal high-side MOSFET gate driver. Connect a capacitor from this pin to SW.
1	PSNS	_	Power sense ground, connect directly to GND plane
3	FB	0	Feedback pin of the device
5	PG	0	Open-drain power-good output. This pin is pulled to GND when V <sub>OUT</sub> is below the power-good threshold. this pin requires a pullup resistor to output a logic high. This pin can be left open or tied to GND if not used.
6	S-CONF	0	Smart Configuration pin. This pin configures the operation modes of the device. See Table 6-1.

(1) I = input, O = output



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, EN/SYNC, PG, S-CONF	-0.3	18	V
	SW (DC)	-0.3	V <sub>IN</sub> + 0.3	V
	SW (AC, less than 10 ns) <sup>(3)</sup>	-2.5	21	V
Voltage <sup>(2)</sup>	BOOT	-0.3	V <sub>IN</sub> + 6	
	BOOT to SW	-0.3	6	
	VO, FB, NR/SS	-0.3	6	V
	VSNS-	-0.3	0.3	V
Sink Current	PG		10	mA
TJ	Junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 , all pins <sup>(2)</sup>	±500	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 5.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	3.0		17	V
V <sub>OUT</sub>	Output voltage	0.8		5.5	V
C <sub>IN</sub>	Effective input capacitance	5	10		μF
L <sub>1</sub>	Effective output inductance	-30%	1	20%	μΗ
C <sub>OUT</sub>	Effective output capacitance	80	120	200	μF
L <sub>f</sub>	Effective filter inductance	0	10	50	nΗ
C <sub>f</sub>	Effective filter capacitance	20	40	160	μF
C <sub>OUT</sub> + C <sub>f</sub>	Effective total output capacitance, including first and second L-C filter	80		400	μF
I <sub>OUT</sub>	Output current	0		6	Α
f <sub>SYNC</sub>	Synchronization Range (2.2 MHz setting)	1.9	2.2	2.4	MHz
f <sub>SYNC</sub>	Synchronization Range (1.4 MHz setting)	1.2	1.4	1.6	MHz
f <sub>SYNC</sub>	Synchronization Range (1.0 MHz setting)	0.8	1.0	1.2	MHz
T <sub>J</sub> <sup>(1)</sup>	Junction temperature	-55		150	°C

<sup>(1)</sup> Operating lifetime is derated at junction temperatures above 125°C.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> All voltage values are with respect to the network ground terminal.

<sup>(3)</sup> While switching.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **5.4 Thermal Information**

		TPS	TPS62916E RPY 14-pin QFN		
	THERMAL METRIC(1)	RPY 1			
		JEDEC 51-7 PCB	TPS6296EEVM		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.9	29.1	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	37.8	n/a <sup>(2)</sup>	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	n/a <sup>(2)</sup>	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.9	1.8	°C/W	
$Y_{JB}$	Junction-to-board characterization parameter	7.2	13.4	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

### 5.5 Electrical Characteristics

Over recommended input voltage range,  $T_J$ =  $-55^{\circ}$ C to 150 $^{\circ}$ C. Typical values are at Vin = 12 V and  $T_J$  = 25 $^{\circ}$ C (unless otherwise noted)

omerwise	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
IQ	Quiescent current	EN = High, no load, device switching, fsw = 1 MHz		5		mA
I <sub>SD</sub>	Shutdown current	EN = GND, T <sub>J</sub> = -55°C to 150°C		0.3	70	μA
V <sub>UVLO</sub>	Undervoltage lockout	V <sub>IN</sub> rising, T <sub>J</sub> = -40°C to 125°C	2.85	2.92	3.0	V
V <sub>HYS</sub>	Undervoltage lockout hysteresis			200		mV
т	Thermal shutdown threshold	T <sub>J</sub> rising		170		°C
$T_{JSD}$	Thermal shutdown hysteresis	T <sub>J</sub> falling		20		°C
CONTRO	L and INTERFACE					
V <sub>H_EN</sub>	High-level input-threshold voltage at EN/ SYNC		0.97	1.01	1.04	V
V <sub>L_EN</sub>	Low-level input-threshold voltage at EN/ SYNC		0.87	0.9	0.93	V
V <sub>H_SYNC</sub>	High-level input-threshold clock signal on EN/SYNC	EN/SYNC = clock	1.1			V
V <sub>L_SYNC</sub>	Low-level input-threshold clock signal on EN/SYNC	EN/SYNC = clock			0.4	V
I <sub>EN,LKG</sub>	Input leakage current into EN/SYNC	EN/SYNC = GND or VIN, $-40 ^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125 ^{\circ}\text{C}$		5	160	nA
R <sub>PD</sub>	Pulldown resistor on EN/SYNC	EN/SYNC = Low	330	500		kΩ
t <sub>delay</sub>	Enable delay time	Time from EN/SYNC high to device starts switching, $R_{S-CONF}$ = 80.6 k $\Omega$		1		ms
I <sub>NR/SS</sub>	NR/SS source current		67.5	75	82.5	μA
R <sub>S-CONF</sub>	S-CONF resistor step range accuracy	R <sub>S-CONF</sub> tolerance for all settings according to S-CONF Table	-4		+4	%
V <sub>PG</sub>	Power-good threshold	V <sub>FB</sub> rising, referenced to V <sub>FB</sub> nominal	93	95	98	%
V <sub>PG</sub>	Power-good threshold	V <sub>FB</sub> falling, referenced to V <sub>FB</sub> nominal	88	90	93	%
V <sub>PG,OL</sub>	Low-level output voltage at PG pin	I <sub>SINK</sub> = 1 mA			0.4	V
I <sub>PG,LKG</sub>	Input leakage current into PG pin	V <sub>PG</sub> = 5 V; –40°C ≤ T <sub>J</sub> ≤ 125°C		5	500	nA
t <sub>PG,DLY</sub>	Power-good delay time	V <sub>FB</sub> falling		9		μs
OUTPUT						
t <sub>on</sub>	Minimum on-time	V <sub>IN</sub> ≥ 5 V, I <sub>out</sub> = 1 A		35		ns
t <sub>off</sub>	Minimum off-time	V <sub>IN</sub> ≥ 5 V, I <sub>out</sub> = 1 A		50		ns

<sup>(2)</sup> Not applicable to an EVM.



### **5.5 Electrical Characteristics (continued)**

Over recommended input voltage range,  $T_J$ = –55°C to 150°C. Typical values are at Vin = 12 V and  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>FB</sub>	Feedback regulation accuracy	–55°C ≤ T <sub>J</sub> ≤ 150°C	0.792	0.8	0.808	V
I <sub>FB,LKG</sub>	Input leakage current into FB	V <sub>FB</sub> = 0.8 V, –40°C ≤ T <sub>J</sub> ≤ 125°C		1	70	nA
I <sub>VO,LKG</sub>	Input leakage current into VO	$V_{VO} = 1.2 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$		0.01	30	μA
PSRR	Power supply rejection ratio	$V_{IN}$ = 12 V, 1.2 $V_{OUT}$ , 1 A, $C_{NR/SS}$ = 470 nF, $f_{sw}$ = 1 MHz, $C_{FF}$ = open, $L_1$ = 1 $\mu$ H, $C_{OUT}$ = 4 × 22 $\mu$ F, $f$ ≤ 100 kHz		65		dB
PSRR	Power supply rejection ratio	$V_{IN}$ = 5 V, 1.2 $V_{OUT}$ , 1 A, $C_{NR/SS}$ = 470 nF, $f_{sw}$ = 2.2 MHz, $C_{FF}$ = open, $L_1$ = 1 $\mu$ H, $C_{OUT}$ = 4 x 22 $\mu$ F, f ≤ 100 kHz		70		dB
V <sub>NRMS</sub>	Output voltage RMS noise	$V_{IN}$ = 12 V, BW = 100 Hz to 100 kHz, $C_{NR/}$ $_{SS}$ = 470 nF, $f_{SW}$ = 1 MHz, $V_{OUT}$ = 1.2 V, $C_{FF}$ = open, $L_1$ = 1 $\mu$ H, $C_{OUT}$ = 4 × 22 $\mu$ F	24.4		μV <sub>RMS</sub>	
V <sub>NRMS</sub>	Output voltage RMS noise	$V_{IN}$ = 5 V, BW = 100 Hz to 100 kHz, $C_{NR/}$ SS = 470 nF, $f_{SW}$ = 2.2 MHz, $V_{OUT}$ = 1.2 V, $C_{FF}$ = open, $L_1$ = 1 $\mu$ H, $C_{OUT}$ = 4 × 22 $\mu$ F	, 16.5			μV <sub>RMS</sub>
$V_{opp}$	Output ripple voltage at f <sub>SW</sub>	$V_{IN}$ = 12 V, $f_{SW}$ = 1 MHz, $V_{OUT}$ = 1.2 V, $L_1$ = 1 $\mu$ H, $C_{OUT}$ = 4 × 22 $\mu$ F, $L_f$ = 10 nH, $C_f$ = 22 $\mu$ F		36		μV <sub>RMS</sub>
$V_{opp}$	Output ripple voltage at f <sub>SW</sub>	$V_{IN}$ = 5 V, $f_{SW}$ = 2.2 MHz, $V_{OUT}$ = 1.2 V, $L_1$ = 2.2 $\mu$ H, $4_{OUT}$ = 3 × 22 $\mu$ F, $L_f$ = 10 nH, $C_f$ = 22 $\mu$ F		13		μV <sub>RMS</sub>
R <sub>DIS</sub>	Output discharge resistance	EN/SYNC = GND, $V_{OUT}$ = 1.2V, $V_{IN} \ge 5$ V.		4		Ω
R <sub>DIS</sub>	Output discharge resistance	EN/SYNC = GND, $V_{OUT} = 5 \text{ V}$ , $V_{IN} \ge 5 \text{ V}$ .		16		Ω
f <sub>SW</sub>	Switching frequency	2.2 MHz setting	1.98	2.2	2.42	MHz
f <sub>SW</sub>	Switching frequency	1.4 MHz setting	1.26	1.4	1.54	MHz
f <sub>SW</sub>	Switching frequency	1 MHz setting	0.9	1	1.18	MHz
D <sub>SYNC</sub>	Synchronization duty cycle		45		55	%
t <sub>sync_elay</sub>	Synchronization phase delay	Phase delay from EN/SYNC rising edge to SW rising edge		90		ns
I <sub>SWpeak</sub>	Peak switch current limit		8.6	9	9.6	Α
I <sub>SWvalley</sub>	Valley switch current limit			8.8		Α
Ineg <sub>valley</sub>	Negative valley current limit			-2.9	-2	Α
D	High-side FET on-resistance	V <sub>IN</sub> ≥ 5V		25		mΩ
R <sub>DS(ON)</sub>	Low-side FET on-resistance	V <sub>IN</sub> ≥ 5V		7		mΩ
	-					


Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



### 5.6 Typical Characteristics


<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 1.2 V, T<sub>A</sub> = 25°C, BOM = Table 7-1, (unless otherwise noted)





### **5.6 Typical Characteristics (continued)**

IN = 12 V, V<sub>OUT</sub> = 1.2 V, T<sub>A</sub> = 25°C, BOM = Table 7-1, (unless otherwise noted)





### 5.6 Typical Characteristics (continued)

IN = 12 V, V<sub>OUT</sub> = 1.2 V, T<sub>A</sub> = 25°C, BOM = Table 7-1, (unless otherwise noted)




Figure 5-17. Output Noise Density vs Frequency

Figure 5-18. Output Noise Density vs Frequency




## **6 Detailed Description**

### 6.1 Overview

The TPS62916E low-noise, low-ripple synchronous buck converter is a fixed frequency current mode converter. The converter has a filtered internal reference to achieve a low-noise output similar to low noise LDOs. The converter achieves lower output voltage ripple by using a switching frequency of either 2.2 MHz, 1.4 MHz, or 1 MHz and a larger inductance. The output voltage ripple can be further reduced by adding a small second stage L-C filter to the output. This can be a ferrite bead or a small inductor, followed by an output capacitor. Internal compensation maintains stability with an external filter inductor up to 50 nH. To avoid voltage drops across this second stage filter, the device regulates the output voltage after the filter. The TPS62916E family supports an optional spread spectrum modulation. When powering ADCs, for example, spread spectrum modulation reduces the mixing spurs. Switching frequency, spread spectrum modulation, and output discharge are set using the S-CONF pin.



## **6.2 Functional Block Diagram**



### **6.3 Feature Description**

### 6.3.1 Smart Config (S-CONF)

This S-CONF pin configures the device based on the resistor value. This pin is read after EN/SYNC goes high. The device configuration cannot be changed during operation. The S-CONF value is re-read if EN is pulled below 200 mV or if VIN falls below UVLO. Table 6-1 shows the configuration options of switching frequency, spread spectrum modulation, output discharge, and synchronization.

To make sure the internal circuit detects the resistor value correctly, minimize the distance between the resistor and the S-CONF pin and do not place any capacitors on the S-CONF pin.

**Table 6-1. S-CONF Device Configuration Modes** 

S-CONF	SWITCHING FREQUENCY	SPREAD SPECTRUM	OUTPUT DISCHARGE	SYNC
VIN	2.2 MHz	OFF	OFF	No
GND	1 MHz	OFF	OFF	No
4.87 kΩ	1.4 MHz	OFF	OFF	No
6.04kΩ	1.4 MHz	OFF	OFF	1.2 MHz to 1.6 MHz
7.5 kΩ	2.2 MHz	OFF	OFF	1.9 MHz to 2.42 MHz
9.31 kΩ	1 MHz	OFF	OFF	0.9 MHz to 1.2 MHz
11.5kΩ	1 MHz	Random	OFF	No
14.3 kΩ	1.4 MHz	Random	OFF	No
18.2 kΩ	2.2 MHz	Random	OFF	No
22.1 kΩ	1 MHz	OFF	ON	No
27.4 kΩ	1.4 MHz	OFF	ON	No
34kΩ	2.2 MHz	OFF	ON	No
42.2 kΩ	1 MHz	OFF	ON	0.9 MHz to 1.2 MHz
52.3 kΩ	1.4 MHz	OFF	ON	1.2 MHz to 1.6 MHz
64.9kΩ	2.2 MHz	OFF	ON	1.9 MHz to 2.42 MHz
80.6 kΩ	1 MHz	Random	ON	No
100 kΩ	1.4 MHz	Random	ON	No
124 kΩ	2.2 MHz	Random	ON	No

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 6.3.2 Device Enable (EN/SYNC)

The device is enabled by pulling the EN/SYNC pin high, and has an accurate rising threshold voltage of typically 1.01 V. After the device is enabled, the operation mode is set by the configuration of the S-CONF pin. This action occurs during the device start-up delay time  $t_{delay}$ . After  $t_{delay}$  expires, the internal soft-start circuitry ramps up the output voltage over the soft-start time set by the  $C_{NR/SS}$  capacitor. The start-up delay time  $t_{delay}$  varies depending on the selected S-CONF value. The start-up delay time is shortest with smaller S-CONF resistors.

The EN/SYNC pin has an active pulldown resistor  $R_{PD}$ . This resistor prevents an uncontrolled start-up of the device, in case the EN/SYNC pin cannot be driven to a low level. The pulldown resistor is disconnected after start-up. With EN set to a low level, the device enters shutdown and the pulldown resistor is activated again.

### 6.3.3 Device Synchronization (EN/SYNC)

The EN/SYNC pin is also used for device synchronization. After a clock signal is applied to this pin, the device is enabled and reads the configuration of the S-CONF pin. The external clock frequency must be within the clock synchronization frequency range set by the S-CONF pin. When the clock signal changes from a clock to a static high, then the device switches from external clock to internal clock. To shutdown the device when using an external clock, EN/SYNC must go low for at least 10 µs.

The clock signal can be a logic signal with a logic level as specified in the electrical table, and can be applied directly to the EN/SYNC pin. External logic, such as an AND gate, can be used to combine separate enable and clock inputs, as shown in Figure 6-1.




Figure 6-1. Synchronization with Separate Enable Signal (Optional)

#### 6.3.4 Spread Spectrum Modulation

Using the S-CONF pin enables or disables spread spectrum modulation. DC/DC converter generate an output voltage ripple at the switching frequency. When powering ADCs or an analog front-end (AFE), the switching frequency generates high frequency mixing spurs as well as a low frequency spur in the output frequency spectrum. Using the optional second stage L-C filter reduces the ripple of the converter and spurs by up to 30 dB.

The device has an integrated random spread spectrum modulation (SSM) scheme, selected by the resistor connected to the S-CONF pin according to Table 6-1. Selecting random modulation to spread the switching frequency over a larger frequency range is possible. The modulation spread is +/− 10% of the device switching frequency. This SSM provides high attenuation when the receiver bandwidth is ≤ the modulation frequency, typically the case for systems using Fast Fourier Transforms (FFT) post processing as in high speed ADC applications. For applications sensitive to noise at the modulation frequency, random SSM is used. Using a random spread spectrum modulation also reduces the spurs in the output spectrum as shown in Figure 5-2. The randomized modulation uses a Fibonacci Linear-Feedback Shift Register (LFSR) so that every tone is generated once during the pseudo-random generation period. The frequency spreading is shown in Figure 6-2..






Figure 6-2. Spread Spectrum Modulation

### 6.3.5 Output Discharge

Output discharge is enabled or disabled, depending on the S-CONF setting. With output discharge enabled, the output voltage is pulled low by a discharge resistor  $R_{DIS}$  of typically 7  $\Omega$ . The output discharge function is enabled during thermal shutdown, UVLO, or when EN/SYNC is pulled low.

#### 6.3.6 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, the device is enabled after the input voltage is above the undervoltage lockout threshold. The device is disabled after the input voltage falls below the undervoltage threshold.

### 6.3.7 Power-Good Output

The device has a power-good output. The PG pin goes high impedance after the FB pin voltage is above 95% of the nominal voltage, and is driven low after the voltage falls below typically 90% of the nominal voltage. Table 6-2 shows the typical PG pin logic. The PG pin is an open-drain output and is specified to sink up to 10 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 18 V. The PG signal can be used for sequencing of multiple rails by connecting to the EN pin of other converters. If not used, the PG pin can be left floating or connected to GND. PG has a deglitch time of typically 8 µs before going low.

	DEVICE STATE	PG LOGIC	STATUS
	DEVICE STATE	HIGH IMPEDANCE	LOW
Enabled (EN/SYNC = High)	$V_{FB} \ge V_{PG}$	$\checkmark$	
Eliabled (Eliverino - High)	V <sub>FB</sub> < V <sub>PG</sub> after t <sub>PG</sub>		√
Shutdown (EN/SYNC = Low)			√
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		√
Thermal shutdown	$T_J > T_{JSD}$		√
Power supply removal	V <sub>IN</sub> < 0.7 V	√	

Table 6-2. Power-Good Pin Logic

### 6.3.8 Noise Reduction and Soft-Start Capacitor (NR/SS)

A capacitor connected to this pin reduces the low frequency noise of the converter and sets the soft-start time. The larger the capacitor, the lower the noise and the longer the start-up time of the converter. A 470 nF capacitor is typically connected to this pin for a start-up time of 5 ms, although longer and shorter start-up times can be used. During soft start with a light load, the device skips switching pulses as needed to not discharge the output voltage. The device can start into a prebiased output voltage.

The device achieves low noise by adding an R-C filter to the reference voltage, as shown in Section 6.2. During start-up, the NR/SS capacitor is charged with a constant current of 75  $\mu$ A (typical) to 0.8 V. Larger NR/SS capacitors provide for lower low frequency noise. The maximum NR/SS cap is 3.3  $\mu$ F for a start-up time of 35 ms. The minimum start-up time is set internally to 0.7 ms, which occurs when there is a small NR/SS capacitor or no NR/SS capacitor.

#### 6.3.9 Current Limit and Short-Circuit Protection

The device is protected against short circuits and overcurrent. The switch current limit prevents the device from high inductor current and from drawing excessive current from the input voltage rail. Excessive current can occur with a shorted, saturated inductor or a heavy load, shorted output circuit condition. If the inductor current reaches the threshold I<sub>SWpeak</sub>, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. The high-side MOSFET is turned on again only when the low-side current is below the low-side sourcing current limit I<sub>SWvallev</sub>.

Due to internal propagation delay, the actual current can exceed the static current limit, especially if the input voltage is high and very small inductances are used. The dynamic current limit is calculated as follows in Equation 1:

$$I_{PEAK(typ)} = I_{SWpeak} + \left(\frac{V_L}{L}\right) \times t_{PD} \tag{1}$$

#### where

- I<sub>SWpeak</sub> is the static current limit, specified in *Electrical Characteristics*
- L is the inductance
- V<sub>L</sub> is the voltage across the inductor (VIN VOUT)
- t<sub>PD</sub> is the internal propagation delay, typically 50 ns

The low-side MOSFET also contains a negative current limit to prevent excessive current from flowing back through the inductor to the input. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off. In this scenario, both MOSFETs are off until the start of the next cycle.

### 6.3.10 Thermal Shutdown

The device goes into thermal shutdown after the junction temperature exceeds typically 170°C with a 20°C hysteresis.

#### 6.4 Device Functional Modes

#### 6.4.1 Fixed Frequency Pulse Width Modulation

To minimize output voltage ripple, the device operates in fixed frequency PWM operation down to no load. The switching frequency of 1 MHz, 1.4 MHz, or 2.2 MHz is selected using the S-CONF pin.

#### 6.4.2 Low Duty Cycle Operation

For high input voltages or low output voltages, the 70 ns minimum on-time limits the maximum input to output voltage difference and the switching frequency selected. When the minimum on-time is reached, the output voltage rises above the regulation point. Refer to Table 7-2 for detailed design recommendations.

### 6.4.3 High Duty Cycle Operation (100% Duty Cycle)

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, is calculated as:

$$V_{IN\ (min)} = V_{OUT\ (min)} + I_{OUT} \times \left( R_{DS\ (ON)} + R_L \right)$$
 (2)

#### where

V<sub>OUT(min)</sub> is the minimum output voltage the load can accept



- I<sub>OUT</sub> is the output current
- $R_{DS(ON)}$  is the  $R_{DS(ON)}$  of the high-side MOSFET
- R<sub>I</sub> is the DC resistance of the inductor used

To maintain fixed frequency switching, the device requires a minimum off-time of 50 ns (typical), 60 ns (maximum). If this limit is reached during a switching pulse, the device skips switching pulses to maintain output voltage regulation. If the input voltage decreases further, the device enters 100% mode.

#### 6.4.4 Second Stage L-C Filter Compensation (Optional)

Most low-noise and low-ripple applications use a ferrite bead and bypass capacitor before the load. Using a second L-C filter is especially useful for low-noise and low-ripple applications with constant load current such as ADCs, DACs, and Jitter Cleaner. The second stage L-C filter is optional, and the device can be used without this filter. Without the filter, the device has a low output voltage noise of typically 16.9 µV<sub>RMS</sub> with an output voltage ripple of 280 μV<sub>RMS</sub> shown in Figure 5-10. The second stage L-C filter attenuates the output voltage ripple by another approximately 30 dB shown in Figure 5-12. To improve load regulation, the device can remote sense the output voltage after the second stage L-C filter and is internally compensated for the additional double pole generated by the L-C filter.

To keep the second stage L-C filter as small as possible, the internal compensation is optimized for a 10 nH to 50 nH inductance. A small ferrite bead or even a PCB trace provides sufficient inductance for output voltage ripple filtering. See Section 7.2.2.2.4 for details.

Product Folder Links: TPS62916E



## 7 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The TPS62916E family of devices are designed for low noise and low output voltage ripple.

### 7.2 Typical Applications




Figure 7-1. Typical Schematic

Table 7-1 shows the list of recommended components for most applications.

**Table 7-1. List of Components** 

REFERENCE	PART NUMBER	DESCRIPTION	MANUFACTURER
TPS6291x	TPS6291x	Low noise and low ripple buck converter	Texas Instruments
L <sub>1</sub>	XGL4030-102MEC or XGL5030-102MEC	Inductor: 1.0 μH	Coilcraft
C <sub>IN</sub>	C2012X7S1E106K125AC	Ceramic capacitors: 2 × 10 µF ±10% 25-V Ceramic Capacitor X7S 0805	TDK
C <sub>OUT</sub>	C2012X7S1A226M125AC	Ceramic capacitors: 6 × 22 μF, 10 V, ±20%, X7S, 0805	TDK
L <sub>f</sub>	BLE32SN120SN1L	Ferrite Bead	MuRata
C <sub>f</sub>	C2012X7S1A226M125AC	Ceramic capacitor: 1 × 22 μF, 10 V, ±20%, X7S, 0805	TDK
C <sub>1</sub>	GRM155R71H222KA01D	Ceramic capacitor: 2 × 2200 pF, 50 V, ±10%, X7R, 0402	MuRata
C <sub>NR/SS</sub> , C <sub>FF</sub>		Ceramic capacitor	Standard
R1, R2, R3, R4		Resistor	Standard

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 7.2.1 Design Requirements

The external components have to fulfill the needs of the application, but also meet the stability criteria of the control loop of the device. The device is designed to work within a range of external components, and can be optimized for efficiency, output ripple, component count, or lowest 1/f noise.

Typical applications that have input voltages of  $\leq$  6 V use a 1  $\mu$ H inductor with a 2.2 MHz switching frequency. Applications that have input voltages > 6 V can be optimized for efficiency using a 1  $\mu$ H inductor with a 1 MHz or 1.4 MHz switching frequency depending on the output voltage. Optimization for powering clock and PLL circuits that need a 3.3 V output use a 1  $\mu$ H inductor with 2.2 MHz switching frequency, minimizing output voltage ripple and low frequency noise.

For the application cases that are not found in Table 7-2, there are two methods to design the TPS62916E circuit. Section 7.2.2.1 uses WEBENCH to design the circuit automatically or the calculations in Section 7.2.2.2 can be used instead.

Table 7-2. Typical Single L-C Filter Design Recommendations

DESIGN GOAL	V <sub>IN</sub>	V <sub>OUT</sub>	F <sub>SW</sub>	INDUCTOR (2)	OUTPUT CAPACITORS (3)
Typical	12 V <sup>(1)</sup>	≤ 1.4 V <sup>(1)</sup>	1 MHz	1 μH	6 × 22 μF, 10 V, 0805
Typical	12 V	1.4 V < V <sub>OUT</sub> ≤ 2.2 V	1.4 MHz	1 μH	6 × 22 μF, 10 V, 0805
Typical	12 V	> 2.2 V	2.2 MHz	1 μH	8 × 22 μF, 10 V, 0805
Typical	5 V	≤ 3.3 V	2.2 MHz	1 μH	6 × 22 μF, 10 V, 0805
Typical	5 V	> 3.3V	2.2 MHz	1 μH	8 × 22 μF, 10 V, 0805

<sup>(1)</sup> The maximum input to output voltage difference is limited by the device maximum minimum on-time of 70 ns. This limit is especially important for input voltages above 12 V or output voltages below 1 V. See Section 7.2.2.2.1.

The second stage L-C filter is optional, as the device can be used without this filter to achieve below 20  $\mu$ V<sub>RMS</sub> noise typically. A second stage filter is added to provide additional attenuation of the output ripple voltage. The output voltage is sensed after the second L-C filter by connecting the FB resistors to the second stage L-C filter capacitor. This action provides remote sense, minimizing output voltage drop due to the ferrite bead. Refer to Table 7-3 for second stage L-C filter recommendations based on the output voltage.

Table 7-3. Second Stage L-C (Ferrite Bead) Filter Design Recommendations

VOUT (V)	FERRITE BEAD IMPEDANCE (AT 100 MHZ) <sup>(2)</sup>	OUTPUT CAPACITORS (1)
≤ 2.2 V	8 to 20 Ω	1 × 22 μF, 10 V, 0805
> 2.2 V	8 to 20 Ω	2 × 22 μF, 10 V, 0805

<sup>(1)</sup> For output capacitor part numbers, see Table 7-5.

### 7.2.2 Detailed Design Procedure

If the specific design is not found in Table 7-2, TI recommends WEBENCH to generate the design. Alternatively, follow the manual design procedure in *External Component Selection*.

#### 7.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62916E device with the WEBENCH Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost.
- 3. Open the advanced tab to optimize for output voltage ripple.
- 4. After in a TPS62916E design, you can enable the second stage L-C filter and change other settings from the drop-down on the left.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

Submit Document Feedback

<sup>(2)</sup> For inductor part numbers, see Table 7-4.

<sup>(3)</sup> For output capacitor part numbers, see Table 7-5.

<sup>(2)</sup> For second stage L-C filter part numbers, see Table 7-6.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 7.2.2.2 External Component Selection

#### 7.2.2.2.1 Switching Frequency Selection

The switching frequency can be chosen to optimize efficiency (lower) or ripple noise (higher). Using the higher 1.4 MHz or 2.2 MHz setting increases the gain of the feedback loop and can result in lower output noise. However, additional considerations for minimum on-time and duty cycle must also be considered. First, calculate the duty cycle using Equation 3. Higher efficiency results in a shorter on-time, so a conservative approach is to use a higher efficiency than expected in the application.

$$D = \frac{V_{OUT}}{V_{IN} \times \eta} \tag{3}$$

where:

• η = estimated efficiency (use the value from the efficiency curves or 0.9 as an conservative assumption)

Then, calculate the on-time with 1 MHz, 1.4 Mhz, and 2.2 MHz using Equation 4. The on-time must always remain above the minimum on-time of 70 ns. Use the maximum input voltage and maximum efficiency to determine the minimum duty cycle, D<sub>min</sub>. Use the maximum switching frequency for f<sub>SW</sub>.

$$T_{ON} = \frac{D_{min}}{f_{SW\ min}} \tag{4}$$

then

- If t<sub>ON min</sub> minimum < 70 ns with 2.2 MHz, use 1.4 MHz.</li>
- If  $t_{ON\ min}$  minimum < 70 ns with 1.4 MHz, use 1 MHz
- If t<sub>ON min</sub> minimum < 70 ns with 1 MHz, reduce the maximum input voltage.</li>
- If t<sub>ON\_min</sub> minimum ≥ 70 ns, use a lower frequency for highest efficiency, or the highest frequency for the lowest noise and ripple.

#### 7.2.2.2.2 Inductor Selection for the First L-C Filter

The inductor must be rated for the appropriate saturation current. Equation 5 and Equation 6 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$\Delta I_L = \frac{\frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right)}{f_{SW} \times L} \tag{5}$$

$$I_{PEAK} = I_{OUT} + \frac{\Delta I_L}{2} \tag{6}$$

where:

- $f_{SW}$  is the switching frequency (1 MHz, 1.4 MHz, or 2.2 MHz)
- L = inductance
- η = estimated efficiency (use the value from the efficiency curves or 0.9 as an conservative assumption)

Note

The calculation must be done for the maximum input voltage of the application.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. TI recommends a margin of 20% be added to cover for load transients during operation.

See Table 7-4 for typical inductors.

Table 7-4. Inductor Selection

INDUCTOR VALUE	MANUFACTURER	PART NUMBER	SIZE (L × W × H IN mm)	ISAT/DCR (30% DROP)	
1 μH	Coilcraft	XGL4020-102	4 × 4 × 2.1	8.8 A / 8.2 mΩ	
1 μH	1 μH Coilcraft		4 × 4 × 3.1	10.3 A / 6.5 mΩ	
1 μH	Wurth Elektronik	74438356010	4.1 × 4.1 × 2.1	9 A / 12 mΩ	
1 μH	Wurth Elektronik	74438357010	4.1 × 4.1 × 3.1	9.6 / 11.6 mΩ	
1 μH	1 μH Coilcraft		5 × 5 × 2.1	11.4 A / 7.5 mΩ	
1 µH	1 μH Coilcraft		5 × 5 × 3.1	14 A / 4.8 mΩ	

#### 7.2.2.2.3 Output Capacitor Selection

The effective output capacitance can range from 80  $\mu$ F (minimum) up to 400  $\mu$ F (maximum) for a single L-C system design. When using a second L-C filter, the first L-C filter must have output capacitance between 80  $\mu$ F and 160  $\mu$ F, the second stage L-C filter (if used) must have at least 20  $\mu$ F of capacitance, and the total capacitance for both L-C filters must be less than 400  $\mu$ F. Load transient testing and measuring the bode plot are good ways to verify stability.

#### Note

For designs requiring cold temperature (<  $-10^{\circ}$ C) operation, TI recommends to use a minimum effective output capacitance of 120  $\mu$ F for a single L-C system design or within the first L-C filter when using a second L-C filter design.

TI recommends ceramic capacitors (X5R or X7R). Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering the package size and voltage rating. The ESR and ESL of the output capacitor are also important considerations in selecting the output capacitors for low noise applications. Smaller package sizes typically have lower ESL and ESR. TI recommends 0805 or smaller packages, as long as the packages provide the required capacitance and voltage rating for stable operation. Table 7-5 lists recommended output capacitors.

**Table 7-5. Recommended Output Capacitors** 

CAPACITOR TYPE	CAPACITOR VALUE	MANUFACTURER	VOLTAGE (V)	PACKAGE
Bulk Capacitor	22 μF, X7S	TDK C2012X7S1A226M125AC	10	0805
Bulk Capacitor	47 μF, X7R	Murata GRM32ER71A476ME15L	10	1210

### 7.2.2.2.4 Ferrite Bead Selection for Second L-C Filter

Using a ferrite bead for the second stage L-C filter minimizes the external component count because most of the noise sensitive circuits use a RF bead for high frequency attenuation as a default component at their inputs.

Make sure to select a ferrite bead with sufficiently high inductance at full load, and with low DC resistance (below 10 m $\Omega$ ) to keep the converter efficiency as high as possible. The ferrite bead inductance decreases with increased load current. Therefore, the ferrite bead must have a current rating much higher than the desired load current.

The recommendation is to choose a ferrite bead with an impedance of 8  $\Omega$  to 20  $\Omega$  at 100 MHz. Ferrite beads can be used in parallel if higher current is needed, however this can halve the inductance and filtering. Refer to Table 7-6 for possible ferrite beads.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Table 7-6	Recommended	<b>Ferrite</b>	Reads

PART NUMBER	MANUFACTURER	SIZE	IMPEDANCE AT 100 MHZ	INDUCTANCE AT 100 MHz (CALCULATED)	DC RESISTANCE	CURRENT RATING
BLE18PS080SN1	MuRata	0603	8.5 Ω	13.5 nH	4 mΩ	5 A
BLE32SN120SN1L	MuRata	1210	12 Ω	18 nH	0.78 mΩ	20 A
74279221100	Wurth Elektronik	1206	10 Ω	15.9 nH	3 mΩ	10.5 A
7427922808	Wurth Electronik	0603	8 Ω	12.7 nH	5 mΩ	9.5 A

The internal compensation has been designed to be stable with up to 50 nH of inductance in the second stage filter. To achieve low ripple, the second L-C filter requires only 5-nH to 10-nH inductance. The inductance can be estimated from the ferrite bead impedance specification at 100 MHz, with the assumption that the inductance is similar at the selected converter switching frequency of 1 MHz, 1.4 MHz, or 2.2 MHz, and can be verified through tools available on some manufacturer websites. Use Equation 7 to calculate the inductance of a ferrite bead:

$$L = \frac{Z}{2\pi \times f} \tag{7}$$

#### where

- Z is the impedance of the ferrite bead in ohms at the specified frequency (usually 100 MHz)
- f is the specified frequency (usually 100 MHz)

#### 7.2.2.2.5 Input Capacitor Selection

For the best output and input voltage filtering, TI recommends X5R or X7R ceramic capacitors. The input bulk capacitor minimizes input voltage ripple, suppresses input voltage spikes, and provides a stable system rail for the device. TI recommends a 10-µF or larger input capacitor. Having two in parallel further improves the input voltage ripple filtering, minimizing noise coupling into adjacent circuits. The voltage rating of the cap must also be taken into consideration, and must provide the required 5-µF minimum effective capacitance after DC bias derating.

In addition to the bulk input cap, a smaller cap must be placed directly from the VIN pin to the PGND pin to minimize input loop parasitic inductance, thereby minimizing the high frequency noise of the device. The input cap placement affects the output noise, so care needs to be taken in placing both the bulk cap and bypass caps as shown in *Section 7.4.2*. Table 7-7 lists recommended input capacitors.

**Table 7-7. Recommended Input Capacitors** 

			<u> </u>		
INPUT CAP TYPE	CAPACITOR VALUE	CAPACITOR VALUE MANUFACTURER VOLTAGE RATI			
Bulk Cap	10 μF, X7S	TDK C2012X7S1E106K125AC	25	0805	
Bypass Cap	2.2 nF, X7R	Murata GRM155R71E222KA01D	25	0402	

#### 7.2.2.2.6 Setting the Output Voltage

Choose resistors R1 and R2 to set the output voltage within a range of 0.8 V to 5.5 V, according to Equation 8. To keep the feedback network robust from noise, and to reduce the self-generated noise of resistors, set R2 equal to or lower than 5 k $\Omega$ . Lower values of FB resistors achieve better noise immunity, and lower light load efficiency, as explained in the *Design Considerations for a Resistive Feedback Divider in a DC/DC Converter* analog design journal.

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R_2 \times \left(\frac{V_{OUT}}{0.8 V} - 1\right) \tag{8}$$



VOUT (V)	R1	R2
0.9	604 Ω	4.87 kΩ
1.0	1.21 kΩ	4.87 kΩ
1.2	2.43 kΩ	4.87 kΩ
1.8	6.04 kΩ	4.87 kΩ
2.5	10.4 kΩ	4.87 kΩ
3.3	15.2 kΩ	4.87 kΩ
5	25.5 kΩ	4.87 kΩ

A feedforward capacitor ( $C_{FF}$ ) is not required for proper operation, but can further improve output noise. However, care must be taken in choosing the  $C_{FF}$  because the power-good (PG) function can not be valid with a large  $C_{FF}$  during start-up, and can cause spurious triggering of the PG pin during a large load transient. Refer to the *Pros and Cons Using a Feedforward Capacitor with a Low Dropout Regulator* application report for a discussion of the pros and cons of using a feedforward capacitor.

#### 7.2.2.2.7 NR/SS Capacitor Selection

As described in Section 6.3.8, the NR/SS cap affects both the total noise and the soft-start time. The recommended value for a 5-ms soft-start time and good noise performance is 470 nF. The maximum NR/SS cap is 3.3  $\mu$ F for a start-up time of 35 ms. Values greater than 1  $\mu$ F have minimal improvement in noise performance. Use Equation 9 and Equation 10 to calculate the soft-start time based on desired soft-start time or the chosen capacitor value.


$$t_{SS}\left(s\right) = \frac{C_{NRSS} \times 0.8 \, V}{I_{NRSS}} \tag{9}$$

$$C_{NRSS}\left(F\right) = \frac{I_{NRSS} \times t_{SS}}{0.8 \, V} \tag{10}$$





### 7.2.3 Application Curves

 $V_{IN}$  = 12 V,  $V_{OUT}$  = 1.2 V,  $T_A$  = 25°C, BOM = Table 7-1














### 7.3 Power Supply Recommendations

The power supply to the TPS62916E must have a current rating according to the supply voltage, output voltage, and output current of the TPS62916E.

### 7.4 Layout

### 7.4.1 Layout Guidelines

A proper layout is critical for the operation of any switched mode power supply, especially at high switching frequencies. Therefore, the PCB layout of the TPS62916E demands careful attention to make sure of best performance. A poor layout can lead to issues like bad line and load regulation, instability, increased EMI radiation, and noise sensitivity. Refer to the *Five Steps to a Great PCB Layout for a Step-Down Converter* analog design journal for a detailed discussion of general best practices. Specific recommendations for the device are listed below.

- Place the input capacitor or capacitors as close as possible to the VIN and PGND pins of the device. This placement is the most critical component placement. Route the input capacitors directly to the VIN and PGND pins avoiding vias.
- Place the inductor close to the SW pin. Minimize the copper area at the switch node.
- Place the output capacitor ground close to the PGND pin and route directly avoiding vias. Minimize the length of the connection from the inductor to the output capacitor.
- Connect the VO pin directly to the first output capacitor, C<sub>OUT</sub>.
- Connect sensitive traces, such as the connections to the NR/SS, VO, and FB pins with short traces and be routed away from any noise source, such as the SW pin.
- Connect the PSNS pin directly to the system GND plane with a via.
- Place the second L-C filter, L<sub>f</sub> and C<sub>f</sub>, near the load to reduce any radiated coupling around the second L-C filter
- Avoid placing the ferrite bead in the keep out region as shown in Figure 7-23
- Place the FB resistors, R1 and R2, close to the FB pin and route the VOUT connection from R1 to the load as a remote sense trace. If a second L-C filter is used, this connection must be made after L<sub>f</sub>.
- See the recommended layout implemented on the EVM and shown in the EVM user's guide, TPS62916EVM Evaluation Module, as well as in Figure 7-23.



### 7.4.2 Layout Example




Figure 7-22. Recommended Layout for Single L-C Filter

### Note

The start winding of the inductor, as shown in the figures as a black dot, must be connected to the DC/DC converter switch pin, SW, to minimize capacitive coupling to the surrounding area.

### Note

The red dot indicates where the feedback sense must be placed for the best DC regulation. For a single L-C configuration, the feedback sense is placed near the VOUT capacitors. For a second L-C filter design, the feedback sense is placed near the load after the VOUT\_FILT capacitors.




Figure 7-23. Recommended Layout for Design with Second L-C Filter



#### Note

The ferrite bead can be placed closer to the device as long as it is *not* placed between the inductor and output capacitors. Placing the ferrite bead further away avoids capacitive and electromagnetic coupling to the output of the ferrite bead. If the ferrite bead is placed in the keep out area, the filtering effect of the ferrite bead is greatly reduced. If the ferrite bead is routed through a via to the back side of the board, make sure adequate ground plane between the layers if the ferrite bead are in this area.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

### 8 Device and Documentation Support

### 8.1 Device Support

### 8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 8.1.2 Development Support

#### 8.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62916E device with the WEBENCH Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost.
- 3. Open the advanced tab to optimize for output voltage ripple.
- 4. After in a TPS62916E design, you can enable the second stage L-C filter and change other settings from the drop-down on the left.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### **8.2 Documentation Support**

### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Pros and Cons Using a Feedforward Capacitor with a Low Dropout Regulator application report
- Texas Instruments, TPS62916EVM Evaluation Module EVM user's guide
- Texas Instruments, Five Steps to a Great PCB Layout for a Step-Down Converter analog design journal
- Texas Instruments, Design Considerations for a Resistive Feedback Divider in a DC/DC Converter analog design journal

### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.



### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision \* (December 2023) to Revision A (June 2024)

Page

Changed document status from Advance Information to Production Data ......

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 20-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62916RPYR-ET	ACTIVE	VQFN-HR	RPY	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-55 to 150	T2916E	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62916RPYR-ET	VQFN- HR	RPY	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q2


www.ti.com 25-Sep-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62916RPYR-ET	VQFN-HR	RPY	14	3000	210.0	185.0	35.0

PLASTIC QUAD FLATPACK-NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated