2N7001T Single-Bit Dual-Supply Buffered Voltage Signal Converter

1 Features

- Up and down translation across 1.65V to 3.6V
- Operating temperature: –40°C to +125°C
- Maximum quiescent current (I_{CCA} + I_{CCB}) of 14µA (125°C maximum)
- Up to 100Mbps support across the full supply range
- V_{CC} isolation feature
  - If either V_{CC} input is below 100mV, the output becomes high-impedance
- I_{off} supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22
  - 2000V Human body model
  - 1000V Charged-device model

2 Applications

- MCU/FPGA/processor GPIO translation
- Communications modules to processor translation
- Push-pull I/O buffering

3 Description

The 2N7001T is a single-bit buffered voltage signal converter that uses two separate configurable power-supply rails to up or down translate a unidirectional signal. The device is operational with both V_{CCA} and V_{CCB} supplies down to 1.65V and up to 3.60V. V_{CCA} defines the input threshold voltage on the A input. V_{CCB} defines the output drive voltage on the B output.

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry ensures that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down.

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} is less than 100 mV, the output port (B) enters a high-impedance state.

Package Information

PART NUMBER	PACKAGE(1)	BODY SIZE (NOM)
2N7001TDCK	SC70 (5)	2.00mm × 1.25mm
2N7001TDPW	X2SON (5)	0.80mm × 0.80mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Block Diagram and Pin Configuration

Table of Contents

4 Pin Configuration and Functions



Figure 4-1. DCK Package 5-Pin SC70 Top View



Figure 4-2. DPW Package 5-Pin X2SON Transparent Top View

Table 4-1. Pin Functions

PIN			TYPE	DESCRIPTION
NAME	DCK	DPW		
A	4	1	I	Data Input. This pin is referenced to V_{CCA}.
B	1	4	O	Data Output. This pin is referenced to V_{CCB}.
V_{CCA}	5	5	—	Input Supply voltage. 1.65V ≤ V_{CCA} ≤ 3.6 V.
V_{CCB}	2	2	—	Output Supply voltage. 1.65V ≤ V_{CCB} ≤ 3.6 V.
GND	3	3	—	Ground

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage, A Port		–0.5	4.2	V
V_{CCB}	Supply voltage, B Port		–0.5	4.2	V
V_I	Input voltage(2)		–0.5	4.2	V
V_O	Voltage applied to the output in the high-impedance or power-off state(2)		–0.5	4.2	V
V_O	Voltage applied to the output in the high or low state(2) (3)		–0.5	V_{CCB} + 0.2	V
I_{IK}	Input clamp current	V_I < 0		–50	mA
I_{OK}	Output clamp current	V_O < 0		–50	mA
I_O	Continuous output current		–50	50	mA
I_O	Continuous current through V_{CCB} or GND		–50	50	mA
I_O	Continuous current through V_{CCA}		–10	10	mA
T_J	Operating junction temperature		–40	150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under the *Absolute Maximum Ratings* table may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Section 5.3* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The output positive-voltage rating may be exceeded up to 4.2 V maximum if the output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage, V_{CCA}		1.65	3.6	V
V_{CCB}	Supply voltage, V_{CCB}		1.65	3.6	V
V_{IH}	High-level input voltage	V_{CCA} = 1.65 V - 1.95 V	V_{CCA} × 0.65		V
		V_{CCA} = 2.30 V - 2.70 V	1.60		
		V_{CCA} = 3.00 V - 3.60 V	2.00		
V_{IL}	Low-level input voltage	V_{CCA} = 1.65 V - 1.95 V		V_{CCA} × 0.35	V
		V_{CCA} = 2.30 V - 2.70 V		0.70	
		V_{CCA} = 3.00 V - 3.60 V		0.80	
V_I	Input voltage		0	3.6	V
V_O	Output voltage	Active state	0	V_{CCB}	V
		Tri-state	0	3.6	
Δt/Δv	Input transition rise or fall rate			100	ns/V
T_A	Operating free-air temperature		–40	125	°C

5.4 Thermal Information

THERMAL METRIC[1]		2N7001T		UNIT
		DCK (SC70)	DPW (X2SON)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	253.5	462.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	162.6	227.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	140.6	326.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	69.8	33.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	139.7	325.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

5.5 Electrical Characteristics

Over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V_{CCA}	V_{CCB}	MIN	TYP(1)	MAX	UNIT
V_{OH}	High-level output voltage	$V_I = V_{IH}$	I_{OH} = –100 µA	1.65 V - 3.6 V	1.65 V - 3.6 V	V_{CCB} - 0.1			V
			I_{OH} = –8 mA	1.65 V	1.65 V	1.2			
			I_{OH} = –9 mA	2.3 V	2.3 V	1.75			
			I_{OH} = –12 mA	3 V	3 V	2.3			
V_{OL}	Low-level output voltage	$V_I = V_{IL}$	I_{OL} = 100 µA	1.65 V - 3.6 V	1.65 V - 3.6 V			0.1	V
			I_{OL} = 8 mA	1.65 V	1.65 V			0.45	
			I_{OL} = 9 mA	2.3 V	2.3 V			0.55	
			I_{OL} = 12 mA	3 V	3 V			0.7	
I_{off}	Partial power down current	V_I or V_O = 0 V - 3.6 V		0 V	0 V - 3.6 V	–8		8	µA
		V_I or V_O = 0 V - 3.6 V		0 V - 3.6 V	0 V	–8		8	
I_{CCA}	V_{CCA} supply current	$V_I = V_{CCA}$ or GND, I_O = 0 mA		1.65 V - 3.6 V	1.65 V - 3.6 V			8	µA
				0 V	3.6 V	–8			
				3.6 V	0 V			8	
I_{CCB}	V_{CCB} supply current	$V_I = V_{CCI}$ or GND, I_O = 0 mA		1.65 V - 3.6 V	1.65 V - 3.6 V			8	µA
				0 V	3.6 V			8	
				3.6 V	0 V	–8			
I_{CCA} + I_{CCB}	Combined supply current	$V_I = V_{CCI}$ or GND, I_O = 0 mA		1.65 V - 3.6 V	1.65 V - 3.6 V			14	µA
C_I	Input capacitance	V_I = 1.65 V DC + 1MHz -16 dBm sine wave		3.3 V	0 V		2		pF
C_O	Output capacitance	V_I = 1.65 V DC + 1MHz -16 dBm sine wave		0 V	3.3 V		4		pF

(1) All typical values are for T_A = 25°C

5.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
t_{pd}	Propagation Delay	V_{CCA}= 1.80 ± 0.15 V	V_{CCB} = 1.80 ± 0.15 V	0.5	20	ns
			V_{CCB} = 2.50 ± 0.20 V	0.5	17	
			V_{CCB} = 3.30 ± 0.30 V	0.5	14	
		V_{CCA}= 2.50 ± 0.20 V	V_{CCB} = 1.80 ± 0.15 V	0.5	18	
			V_{CCB} = 2.50 ± 0.20 V	0.5	15	
			V_{CCB} = 3.30 ± 0.30 V	0.5	12	
		V_{CCA} = 3.30 ± 0.30 V	V_{CCB} = 1.80 ± 0.15 V	0.5	16	
			V_{CCB} = 2.50 ± 0.20 V	0.5	13	
			V_{CCB} = 3.30 ± 0.30 V	0.5	10	

5.7 Operating Characteristics

T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_{pdA}	Power dissipation capacitance - Port A	I_O = 0 mA C_L = 0 pF, f = 1 MHz, t_r = t_f = 1 ns	V_{CCA} = V_{CCB} = 1.8 V		1		pF
			V_{CCA} = V_{CCB} = 2.5 V		1.3		
			V_{CCA} = V_{CCB} = 3.3 V		1.8		
C_{pdB}	Power dissipation capacitance - B Port	I_O = 0 mA C_L = 0 pF, f = 1 MHz, t_r = t_f = 1 ns	V_{CCA} = V_{CCB} = 1.8 V		12		pF
			V_{CCA} = V_{CCB} = 2.5 V		15		
			V_{CCA} = V_{CCB} = 3.3 V		18		

5.8 Typical Characteristics



Figure 5-1. V_{OH} vs I_{OH}, 1.8 V



Figure 5-2. V_{OL} vs I_{OL}, 1.8 V



Figure 5-3. V_{OH} vs I_{OH}, 2.5 V



Figure 5-4. V_{OL} vs I_{OL}, 2.5 V



Figure 5-5. V_{OH} vs I_{OH}, 3.3 V



Figure 5-6. V_{OL} vs I_{OL}, 3.3 V

6 Parameter Measurement Information

6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 1 MHz
- Z_O = 50 Ω
- dv/dt ≤ 1 ns/V



A. C_L includes probe and jig capacitance.

Figure 6-1. Load Circuit

Table 6-1. Load Circuit Conditions

Parameter		V_{CC}	R_L	C_L
t_{pd}	Propagation (delay) time	1.65 V – 3.6 V	2 kΩ	15 pF



A. V_{CCI} is the supply pin associated with the input port.

B. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L and C_L.

Figure 6-2. Propagation Delay

7 Detailed Description

7.1 Overview

The 2N7001T is a single-bit dual-supply buffered voltage signal converter that can be used to up or down-translate a single unidirectional signal. The device is operational with both V_{CCA} and V_{CCB} supplies down to 1.65 V and up to 3.60 V. V_{CCA} defines the input threshold voltage on the A input while V_{CCB} defines the output voltage on the B output.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Up-Translation or Down-Translation from 1.65 V to 3.60 V

The V_{CCA} and V_{CCB} pins can both be supplied by a voltage range from 1.65 V to 3.6 V. This voltage range makes the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, and 3.3 V).

7.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Raings* must be followed at all times.

7.3.3 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance shown in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, shown in the *Absolute Maximum Ratings*, and the maximum input leakage current, shown in the *Electrical Characteristics*, using Ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by Δt/Δv in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.4 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as shown in Figure 7-1.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.5 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input pin or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

7.3.6 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the input supply voltage (V_{CCA}), as long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the 2N7001T device.

Table 7-1. Function Table

INPUT	OUTPUT
L (Referenced to V_{CCA})	L (Referenced to V_{CCB})
H (Referenced to V_{CCA})	H (Referenced to V_{CCB})

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The 2N7001T device can be used in level-translation applications for interfacing between devices or systems that are operating at different interface voltages.

8.2 Typical Applications

8.2.1 Processor Error Up Translation

Figure 8-1 shows an example of the 2N7001T being used in a unidirectional logic level-shifting application.



Figure 8-1. Processor Error Up Translation Application

8.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 8-1.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage supply	1.8 V
Output voltage supply	3.3 V

8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - The supply voltage of the upstream device (device that is driving input pin A) will determine the appropriate input voltage range. For a valid logic-high, the value must exceed the high-level input voltage (V_{IH}) of the input port. For a valid logic low the value must be less than the low-level input voltage (V_{IL}) of the input port.
- Output voltage range
  - The supply voltage of the downstream device (device that output pin B is driving) will determine the appropriate output voltage range.

8.2.1.3 Application Curve



Figure 8-2. Up Translation (1.8 V to 3.3 V) at 1 MHz

8.2.2 Discrete FET Translation Replacement

The 2N7001T device is an excellent option for replacing discrete translators, as shown in Figure 8-3, and has the following benefits regarding discrete translation implementations:

- A single device vs a four component solution
- Minimized implementation size
- Lower power consumption
- V_{CC} isolation feature
- Higher data rates
- Integrated ESD protection
- Improved glitch performance



Figure 8-3. Discrete Translation vs. 2N7001T Solution

8.3 Power Supply Recommendations

The 2N7001T device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB}. The V_{CCA} and V_{CCB} power-supply rails accept any supply voltage that range from 1.65 V to 3.6 V. The A input and B output are referenced to V_{CCA} and V_{CCB} respectively allowing up or down translation among the 1.8-V, 2.5-V, and 3.3-V voltage nodes. A 0.1 µF bypass capacitor is recommended on all V_{CC} pins.

Always apply a ground reference to the GND pin first. However, there are no additional requirement for power supply sequencing.

8.4 Layout

8.4.1 Layout Guidelines

To ensure reliability of the device, follow the common printed-circuit board layout guidelines listed below:

- Use bypass capacitors on power supplies.
- Use short trace lengths to avoid excessive loading.

An example layout is given in Figure 8-4 for the DPW (X2SON-5) package. This example layout includes two 0402 (metric) capacitors, and uses the measurements that are in the package outline drawing appended to the end of this datasheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or the via can be left out of the layout.

8.4.2 Layout Example



Figure 8-4. Example Layout for the DPW (X2SON-5) Package

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Implications of Slow or Floating CMOS Inputs* application report
- Texas Instruments, *Designing and Manufacturing with TI's X2SON Packages* application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2020) to Revision C (May 2024)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1

Changes from Revision A (June 2018) to Revision B (March 2020)	Page
• Changed V_{IL}MAX from V_{CCA} × 0.65 to V_{CCA} × 0.35	5

Changes from Revision * (May 2018) to Revision A (June 2018)	Page
• Changed from Advanced Information to Production Data	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
2N7001TDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	(DQ, DQL)	Samples
2N7001TDPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(D, DP)	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

OTHER QUALIFIED VERSIONS OF 2N7001T :

- Automotive : 2N7001T-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
2N7001TDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
2N7001TDPWR	X2SON	DPW	5	3000	180.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
2N7001TDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
2N7001TDPWR	X2SON	DPW	5	3000	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DPW 5 X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4211218-3/D

PACKAGE OUTLINE

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223102/D 03/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4223102/D 03/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 3
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:100X

4223102/D 03/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DPW0005B

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4228233/D 09/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4228233/D 09/2023

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 5
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:60X

4228233/D 09/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/E 06/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/E 06/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/E 06/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265