







CD54HC4316, CD74HC4316, CD74HCT4316 SCHS212E - FEBRUARY 1998 - REVISED JULY 2024

CDx4HCx4316 High-Speed CMOS Logic Quad Analog Switch with Level Translation

1 Features

Wide analog-input-voltage range:

V_{CC} - V_{EE}: 0V to 10V

Low ON resistance:

- 45Ω (typical): $V_{CC} = 4.5V$

 35Ω (typical): $V_{CC} = 6V$

30Ω (typical): $V_{CC} - V_{EE} = 9V$

Fast switching and propagation delay times

Low OFF leakage current

Built-in break-before-make switching

Logic-level translation to enable 5V logic to accommodate ±5 V analog signals

Wide operating temperature range: -55°C to 125°C

HC types:

2V to 10V operation

- High noise immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at V_{CC} = 5V

HCT types:

Direct LSTTL input logic compatibility, V_{IL}= 0.8V $(maximum), V_{IH} = 2V (minimum)$

CMOS input compatibility, $I_1 \le 1 \mu A$ at V_{OI} , V_{OH}


2 Description

The 'HC4316 and CD74HCT4316 contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

addition these devices contain logic-level translation circuits that provide for analog signal switching of voltages between ±5V via 5V logic. Each switch is turned on by a high-level voltage on its select input (S) when the common Enable (E) is Low. A High E disables all switches. The digital inputs can swing between V_{CC} and GND; the analog inputs/ outputs can swing between V_{CC} as a positive limit and V_{EE} as a negative limit. Voltage ranges are shown in Figure 13-1 and Figure 13-2.

Device Information

Inp	outs	Switch
E	S	ON/OFF
L	L	OFF
L	Н	ON
Н	Н	OFF



One Switch



Table of Contents

1 Features	14 Typical Performance Curves	16
2 Description1	15 Parameter Measurement Information	
3 Pin Configurations and Functions3	16 Detailed Description	18
4 Absolute Maximum Ratings4	16.1 Functional Block Diagram	
5 Thermal Information5	16.2 Device Functional Modes	.18
6 Recommended Operating Conditions5	17 Device and Documentation Support	.19
7 Electrical Characteristics: HC Devices6	17.1 Receiving Notification of Documentation Updates	19
8 Electrical Characteristics: HCT Devices9	17.2 Support Resources	19
9 Switching Characteristics HC10	17.3 Trademarks	
10 Switching Characteristics HCT13	17.4 Electrostatic Discharge Caution	19
11 Analog Channel Specifications15	17.5 Glossary	
12 HCT Input Loading Table15	18 Revision History	
13 Recommended Operating Area as a Function of	19 Mechanical, Packaging, and Orderable	
Supply Voltage15	Information	19



3 Pin Configurations and Functions




Figure 3-1. CD74HC4316 (TSSOP)

Table 3-1. Pin Functions

F	PIN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1Z	1	I/O	Input/Output for Switch 1
1Y	2	I/O	Input/Output for Switch 1
2Y	3	I/O	Input/Output for Switch 2
2Z	4	I/O	Input/Output for Switch 2
2S	5	I	Control pin for Switch 2
3S	6	I	Control pin for Switch 3
E	7	1	Enable Pin
GND	8	-	Ground Pin
V _{EE}	9	-	Power Pin
3Z	10	I/O	Input/Output for Switch 3
3Y	11	I/O	Input/Output for Switch 3
4Y	12	I/O	Input/Output for Switch 4
4Z	13	I/O	Input/Output for Switch 4
4S	14	1	Control pin for Switch 4
1S	15	I	Control pin for Switch 1
V _{CC}	16	-	Power Pin



4 Absolute Maximum Ratings

			MIN	MAX	UNIT
V _{CC} – V _{EE}			-0.5	10.5	V
V _{CC}	DC Supply voltage		-0.5	7	V
V _{EE}			0.5	-7	V
I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-20	20	mA
I _{OK}	DC switch diode current	V _I < V _{EE} -0.5 V or V _I < V _{CC} + 0.5 V		25	mA
I _{OK}	DC Output Diode Current	DC Output Diode Current For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		20	mA
Io	DC Output Source or Sink Current per Output Pin	For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	-25	25	mA
I _{CC}	DC V _{CC} or ground current		-50	50	mA
T _{JMAX}	Maximum junction temperature			150	°C
T _{LMAX}	Maximum lead temperature	Maximum lead temperature Soldering 10 s		300	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



5 Thermal Information

	THERMAL METRIC (1)	PW (TSSOP) 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	127.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6 Recommended Operating Conditions

	<u> </u>	·	MIN	NOM MAX	UNIT
V	Supply voltage range (T _A = full package temperature	CD54 and 74HC types	2	6	V
V _{CC}	range)(2)	CD54 and 74HCT types	4.5	5.5	
V _{CC} – V _{EE} (1)	Supply voltage range (T _A = full package temperature range)(2)	CD54 and 74HC types, CD54 and 74HCT types	2	10	V
V _{EE}	Supply voltage range (T _A = full package temperature range)(3)	CD54 and 74HC types, CD54 and 74HCT types	0	-6	V
VI	DC input control voltage		GND	V _{CC}	V
V _{IS}	Analog switch I/O voltage		V _{EE}	V _{CC}	V
T _A	Ambient temperature		-55	125	°C
		2 V	0	1000	
t _r , t _f	Input rise and fall times	4.5 V	0	500	ns
		6 V	0	400	

⁽¹⁾ V_{DD} and V_{SS} can be any value as long as $3 \text{ V} \le (V_{DD} - V_{SS}) \le 24 \text{ V}$, and the minimum V_{DD} is met.



7 Electrical Characteristics: HC Devices

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER			TEST COND		MIN TYP	MAX	UNIT	
SIGNAL INPUTS (V _{IS}) AND OUTP	UTS (V _{OS})							
	V _{IS} (V)	V _I (V)	V _{EE} (V)	V _{CC} (V)	T _A			
					25°C		1.5	
				2	–40°C to +85°C		1.5	
					–55°C to +125°C		1.5	
					25°C		3.15	
Input High Voltage, V _{IH} , Min				4.5	–40°C to +85°C		3.15	V
					–55°C to +125°C		3.15	
					25°C		4.2	
				6	–40°C to +85°C		4.2	
					–55°C to +125°C		4.2	
					25°C	0.5		
				2	–40°C to +85°C	0.5		
					–55°C to +125°C	0.5		
					25°C	1.35		
Input Low Voltage, V _{IL} , Max				4.5	–40°C to +85°C	1.35		V
					–55°C to +125°C	1.35		
					25°C	1.8		1
				6	–40°C to +85°C	1.8		
					–55°C to +125°C	1.8		



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		Т	EST CONDI	ITIONS		MIN	TYP	MAX	UNIT
					25°C		30	180	
			0	4.5	–40°C to +85°C			225	
					–55°C to +125°C			270	
					25°C		35	160	
	V _{CC} or V _{EE}		0	6	–40°C to +85°C			200	Ω
					–55°C to +125°C			240	
			-4.5		25°C		30	135	
r _{on} ON resistance				4.5	–40°C to +85°C			170	
		\/ or\/			–55°C to +125°C			205	
I _O = 1mA		V _{IH} or V _{IL}	0		25°C		40	320	
				4.5	–40°C to +85°C			400	
					–55°C to +125°C			480	-
					25°C		30	240	
	V _{CC} to V _{EE}		0	6	–40°C to +85°C			300	
					–55°C to +125°C			360	
			-4.5		25°C		35	170	<u>-</u>
				4.5	–40°C to +85°C			215	
					–55°C to +125°C			255	
Δr _{ON}			0	4.5	25°C		10		
Maximum ON resistance between any			0	6	25°C		8.5		Ω
two channels			-4.5	4.5	25°C		5		
			0	6	25°C			±0.1	
			0	6	–55°C to 85°C			±1	
I _{IZ}	V _{CC} - V _{EE}	V _{IH} or V _{IL} E = V _{CC}	0	6	–55°C to 125°C			±1	μA
Switch OFF leakage current	ACC - AEE	$\overline{E} = V_{CC}$	-5	5	25°C			±0.1	μΑ
			-5	5	–55°C to 85°C			±1	
			-5	5	–55°C to 125°C			±1	
					25°C			±0.1	1
I _{IL}		V _{CC} or GND	ND 0	6	–55°C to 85°C			±1	μA
Control input leakage current		00 1 2172			–55°C to 125°C			±1	,



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_1 = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		Т	EST CONDIT	IONS		MIN	TYP	MAX	UNIT
			0	6	25°C			14	
Quiescent Device Current, I_{DD} Max I_{O} = 1mA	When V _{IS} = V _{EE} , V _{OS} =				–55°C to 85°C			80	μΑ
	V _{CC}	-V _{CC} or GND			–55°C to 125°C			160	
			-5	5	25°C			30	
	When $V_{IS} = V_{CC}$, $V_{OS} = V_{CC}$				–55°C to 85°C			160	
	V _{EE}				–55°C to 125°C			320	
CONTROL (ADDRESS OR INHIBIT),	/ _c	I		1	'				

⁽¹⁾ For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA



8 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω , (unless otherwise noted)⁽¹⁾

PARAMETER			Т	TEST CONDITIONS				TYP	MAX	UNIT
SIGNAL INPUTS (VIS) AND OU	TPUTS	(V _{os})								
		V _{IS} (V)	V _I (V)	V _{CC} (V)	V _{EE} (V)	T _A				
						25°C	2			
High Level Input Voltage	V _{IH}					–40°C to +85°C	2			V
				4.5 to 5.5		–55°C to +125°C	2			
		1		4.5 10 5.5		25°C			0.8	
Low Level Input Voltage	V _{IL}					–40°C to +85°C			0.8	V
						–55°C to +125°C			0.8	
						25°C		30	180	
		V _{CC} or V _{EE}		4.5	0	–40°C to +85°C		45	225	
						–55°C to +125°C			270	
						25°C			135	
		V _{CC} to V _{EE}		4.5	-4.5	–40°C to +85°C		30	170	Ω
'ON" Resistance IO = 1mA	_		V V			–55°C to +125°C			205	
	R _{ON}		V _{IH} or V _{IL}			25°C			320	
		V _{CC} or V _{EE}		4.5	0	–40°C to +85°C		85	400	
						–55°C to +125°C			480	
		V _{CC} to V _{EE}		4.5	-4.5	25°C		35	170	
						–40°C to +85°C			215	
						–55°C to +125°C			255	
"ON" Resistance Between Any	▲Ro		VCC	4.5	0	25°C		10		Ω
Two Switches	N		VCC	4.5	-4.5	25°C		5		Ω
						25°C			±0.1	μΑ
				6	0	–55°C to 85°C			±1	μΑ
Off-Switch Leakage Current		V _{CC} - V _{EE}	V _{IH} or V _{IL}			–55°C to 125°C			±1	μΑ
Oil-Switch Leakage Current	I _{IZ}	VCC - VEE	VIH OI VIL			25°C			±0.1	
				5	-5	–55°C to 85°C			±1	μΑ
				3		–55°C to 125°C			±1	, , ,
						25°C	±	±0.1		
Input Leakage Current (Any	I	V	V _{CC} or GND	D 5.5	0	–55°C to 85°C			±1	μΑ
Control)			00 1 2172			–55°C to 125°C			±1	'



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER			Т	EST CONDIT	IONS		MIN	TYP	MAX	UNIT
						25°C			8	
				5.5	0	–55°C to 85°C			80	
Quiescent Device Current		When V _{IS} = V _{EE} , V _{OS} =	Any voltage between			–55°C to 125°C			160	μΑ
	Icc	V_{CC} , When $V_{IS} = V_{CC}$,	V _{CC} and GND	5.5		25°C			16	
		V _{OS} = V _{EE}			-4.5	–55°C to 85°C			160	
						–55°C to 125°C			320	
Additional Quiescent Device						25°C		100	360	
Current Per Input Pin: 1 Unit	▲I _{CC}	V _{CC} - 2.1		4.5 to 5.5		–55°C to 85°C			450	μΑ
Load	(1)	2.1		1.0 to 0.0		–55°C to 125°C			490	μ, (
CONTROL (ADDRESS OR INH	IBIT), Vo	;	•		•					

⁽¹⁾ For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA

9 Switching Characteristics HC

	Parameter		VCC (V)	Test Co	nditions	MIN	NOM	MAX	UNIT
		0	2		25°C			60	
		0	2		-40°C to +85°C			75	
		0	2		–55°C to +125°C			90	
		0	4.5		25°C			12	
	0	4.5		-40°C to +85°C			15		
Propaga tion Delay,	t _{PLH} , t _{PHL}	0	4.5	- 50pF	–55°C to +125°C			18	ns
Switch		0	6		25°C			10	115
In to Out		0	6		-40°C to +85°C			13	
		0	6		–55°C to +125°C			15	
		-4.5	4.5		25°C			8	
		-4.5	4.5		–40°C to +85°C			10	
		-4.5	4.5		–55°C to +125°C			12	



Parameter		VEE (V)	VCC (V)	Test Conditions		MIN NOM MAX	UNIT
		0	2		25°C	205	
		0	2		-40°C to +85°C	255	
	0	2		–55°C to +125°C	310		
		0	4.5		25°C	41]
		0	4.5		-40°C to +85°C	51	
Turn	(DZI) (DZI)	0	4.5	- 50pF	–55°C to +125°C	62	
"ON" Time !E	tPZH, tPZL	0	6	Зорг	25°C	35	ns
to Out		0	6		–40°C to +85°C	43	
		0	6		–55°C to +125°C	53	
		-4.5	4.5		25°C	37	
		-4.5	4.5		–40°C to +85°C	47	
		-4.5	4.5		–55°C to +125°C	56	
		- 5	15pF	25°C	8		
	0 2	25°C	175				
		0	2		–40°C to +85°C	220	-
		0	2		–55°C to +125°C	265	
		0	4.5		25°C	35	
		0	4.5		-40°C to +85°C	44	
Turn		0	4.5	-50pF	–55°C to +125°C	53	
"ON" Time nS	t _{PZH} , t _{PZL}	0	6	Зорг	25°C	30	ns
to Out		0	6		–40°C to +85°C	37	
		0	6		–55°C to +125°C	45	-
		-4.5	4.5		25°C	34	
		-4.5	4.5		–40°C to +85°C	43	
		-4.5	4.5		–55°C to +125°C	51	
		-	5	15pF	25°C	14	



Parameter		VEE (V)	VCC (V)	Test Co	onditions	MIN NOM MAX	UNIT
		0	2		25°C	205	ns
		0	2		–40°C to +85°C	255	ns
		0	2		–55°C to +125°C	310	ns
		0	4.5		25°C	41	ns
		0	4.5		–40°C to +85°C	51	ns
Turn		0	4.5	-50pF	–55°C to +125°C	62	ns
"OFF" Time !E	t _{PLZ} , t _{PHZ}	0	6	Зорг	25°C	35	ns
to Out		0	6		–40°C to +85°C	43	ns
		0	6		–55°C to +125°C	53	ns
		-4.5	4.5		25°C	37	ns
		-4.5	4.5		–40°C to +85°C	47	ns
		-4.5	4.5		–55°C to +125°C	56	ns
		-	5	15pF	25°C	8	ns
		0	2		25°C	175	
		0	2		–40°C to +85°C	220	
		0	2		–55°C to +125°C	265	
		0	4.5		25°C	35	
		0	4.5		–40°C to +85°C	44	
Turn		0	4.5	-50pF	–55°C to +125°C	53	
"OFF" Time nS	t _{PLZ} , t _{PHZ}	0	6	— Зорг	25°C	30	ns
to Out		0	6		–40°C to +85°C	37	
		0	6		–55°C to +125°C	45	_
		-4.5	4.5		25°C	34	
		-4.5	4.5		–40°C to +85°C	43	
		-4.5	4.5		–55°C to +125°C	51	
		-	5	15pF	25°C	14	



	Parameter	VEE (V)	VCC (V)	Test Co	nditions	MIN NOM	MAX	UNIT
Input (Control) Capacita nce		-	-		25°C		10	
Input (Control) Capacita nce	C ₁	-	-		-40°C to +85°C		10	
Input (Control) Capacita nce		-	-	-	–55°C to +125°C		10	pF
Power dissipati on capacita nce(1)	C _{PD}	-	5		25°C	42		

10 Switching Characteristics HCT

	Parameter	VEE (V)	VCC (V)	Test Co	onditions	MIN NOM MAX	UNIT
					25°C	12	
		0	4.5		-40°C to +85°C	15	
Propaga tion				- 50pF	–55°C to +125°C	18	
Delay, Switch	t _{PLH} , t _{PHL}			Supr	25°C	8	ns
In to Out		-4.5	4.5		-40°C to +85°C	10	
					–55°C to +125°C	12	
					25°C	44	
		0	4.5	-40°C +85°C		55	
			50pF	50nE	–55°C to +125°C	66	_
				Эорг	25°C	42	
		-4.5	4.5		-40°C to +85°C	53	
Turn					–55°C to +125°C	63	
"ON"	tPZH, tPZL	-	5	15pF	25°C	18	ns
Time !E to Out					25°C	56] 115
to Out		0	4.5		–40°C to +85°C	70	
				E0 n F	–55°C to +125°C	85	
				50pF	25°C	42	
		-4.5	4.5		-40°C to +85°C	53	
					–55°C to +125°C	63	
		-	5	15pF	25°C	24	



	Parameter	VEE (V)	VCC (V)	Test Conditions		MIN NOM MAX	UNIT
					25°C -40°C to	40 53	1
		0	4.5		+85°C -55°C to	60	-
				- 50pF	+125°C 25°C	34	
Turn	-4.5	4.5		-40°C to	43		
					-55°C to +125°C	51	
Turn "ON"		0	5	15pF	25°C	17	1
Time nS	t _{PZH} , t _{PZL}				25°C	50	ns
to Out		0	4.5		-40°C to +85°C	63	
				50pF	–55°C to +125°C	75	
				Зорі	25°C	34	
		-4.5	4.5		–40°C to +85°C	43	
					–55°C to +125°C	51	
		-	5	15pF	25°C	18	
	0				25°C	50	ns
		0	4.5	– 50pF	–40°C to +85°C	63	
Turn "OFF"					–55°C to +125°C	75	
Time !E	t _{PLZ} , t _{PHZ}		4.5	Зорі	25°C	46	
to Out		-4.5			–40°C to +85°C	58	
					–55°C to +125°C	69	
		-	5	15pF	25°C	21	
					25°C	44	
		0	4.5		–40°C to +85°C	55	
Turn	t _{PLZ} , t _{PHZ}			50pF	–55°C to +125°C	66	ns
"OFF" Time nS				Johi-	25°C	40	
to Out		-4.5	4.5		–40°C to +85°C	50	
					–55°C to +125°C	60	
		-	5	15pF	25°C	18	



	Parameter		meter VEE (V) VCC (V) Test Conditions		nditions	MIN NOM	MAX	UNIT
		-	-	-	25°C		10	
Input (Control) Capacita	Cı	-	-	-	-40°C to +85°C		10	
nce		-	-	-	–55°C to +125°C		10	pF
Power dissipati on capacita nce(1)	C _{PD}	-	5	-	25°C	47		

11 Analog Channel Specifications

over operating free-air temperature range (unless otherwise noted)

Parameter	Test Condition	ons HC, HC		MIN NOM	MAX	UNIT
f _{MAX}		HC	4.5	200		MHz
Minimum switch frequency response at –3 dB		HCT	4.5	200		IVITZ
	1kHz, V _{IS} = 4V _{P-P}	НС	4.5	0.078		
THD	1kHz, V _{IS} = 8V _{P-P}	ПС	9	0.018		. %
Sine-wave distortion	1kHz, V _{IS} = 4V _{P-P}	НСТ	4.5	0.078		
	1kHz, V _{IS} = 8V _{P-P}	ПСТ	9	0.018		
Switch "OFF" Signal Foodthrough		HC	4.5	-62		dB
Switch "OFF" Signal Feedthrough		HCT	4.5	-62		1 UD
Switch Innut Conscitance C		HC	-	5		,,,
Switch Input Capacitance, C _S		HCT	-	5		pF

12 HCT Input Loading Table

INPUT	UNIT LOADS ⁽¹⁾
All	0.5

⁽¹⁾ Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360 μ A max at 25°C

13 Recommended Operating Area as a Function of Supply Voltage




Figure 13-1.





Figure 13-2.



14 Typical Performance Curves






Figure 14-1. Typical On Resistance vs Input Signal Voltage

Figure 14-2. Typical On Resistance vs Input Signal Voltage




Figure 14-3. Switch Frequency Response




Figure 14-4. Switch-Off Signal Feedthrough and Crosstalk vs Frequency



15 Parameter Measurement Information




Figure 15-1. Crosstalk Between Two Switches Test Circuit




Figure 15-2. Frequency Response Test Circuit




Figure 15-3. Total Harmonic Distortion Test Circuit




Figure 15-4. Control-To-Switch Feedthrough Noise Test Circuit




Figure 15-5. Switch Off Signal Feedthrough




Figure 15-6. Switch Propagation Delay Times





Figure 15-7. Switch Turn-On and Turn-Off Propagation Delay Times Waveforms



16 Detailed Description

16.1 Functional Block Diagram



16.2 Device Functional Modes

Table 16-1. Truth Table⁽¹⁾

INP	SWITCH			
E	S	SWITCH		
L	L	OFF		
L	Н	ON		
Н	X	OFF		

(1) H = High Level Voltage, L = Low Level Voltage, X = Do not Care



17 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

17.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

17.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

17.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

17.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

17.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

18 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (October 2003) to Revision E (July 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Updated thermal information	<mark>5</mark>
•	Updated electrical specifications	6
	Updated switching specifications	
	Updated analog channel specifications	
	Updated orderable information	
	·	

19 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 25-Jun-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CD54HC4316F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4316F3A	Samples
CD74HC4316E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4316E	
CD74HC4316M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M	Samples
CD74HC4316NSR	NRND	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4316M	
CD74HC4316PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4316	Samples
CD74HCT4316E	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4316E	
CD74HCT4316M	NRND	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M	
CD74HCT4316M96	NRND	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4316M	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 25-Jun-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4316, CD74HC4316:

Catalog: CD74HC4316

Military: CD54HC4316

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Feb-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4316M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4316NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4316PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4316M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 8-Feb-2024




*All dimensions are nominal

7 till dillitoriolorio di o monimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4316M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4316NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4316PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4316M96	SOIC	D	16	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Feb-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4316M	D	SOIC	16	40	507	8	3940	4.32
CD74HC4316ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4316MG4	D	SOIC	16	40	507	8	3940	4.32
CD74HC4316PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CD74HCT4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4316M	D	SOIC	16	40	507	8	3940	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated