







CD74HCT4066-Q1

SCLS581C - APRIL 2004 - REVISED JULY 2024

# CD74HCT4066-Q1 Automotive High-speed CMOS Logic Quad Bilateral Switch

#### 1 Features

- Qualified for automotive applications
- Low ON resistance:
  - 25 $\Omega$  typical (V <sub>CC</sub> = 4.5V)
- Fast switching and propagation speeds
- Low OFF leakage current
- Wide operating temperature range: -40°C to
- Direct LSTTL input logic compatibility: V<sub>IL</sub> = 0.8V maximum, V<sub>IH</sub> = 2V minimum
- CMOS input compatibility: I <sub>I</sub> ≤ 1µA at V<sub>OL</sub>, V<sub>OH</sub>

# 2 Applications

- Analog signal switching and multiplexing: signal gating, modulators, squelch controls, demodulators, choppers, commutating switches
- Digital signal switching and multiplexing
- Analog-to-digital and digital-to-analog conversions
- Digital control of frequency, impedance, phase, and analog-signal gain
- **Building automation**

# 3 Description


The CD74HCT4066-Q1 contains four independent digitally controlled analog switches that use silicongate CMOS technology to achieve operation speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear ON resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

#### **Package Information**

		(0)
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
CD74HCT4066-Q1	PW (TSSOP, 14)	5mm × 6.4mm

- For more information, see Section 10
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features1	6 Parameter Measurement Information8
2 Applications1	7 Detailed Description10
3 Description1	7.1 Functional Block Diagram10
4 Pin Configuration and Functions3	7.2 Device Functional Modes10
5 Specifications4	8 Device and Documentation Support11
5.1 Absolute Maximum Ratings4	8.1 Receiving Notification of Documentation Updates 11
5.2 Thermal Information5	8.2 Support Resources11
5.3 Recommended Operating Conditions5	8.3 Trademarks11
5.4 Electrical Characteristics5	8.4 Electrostatic Discharge Caution11
5.5 HCT Input Loading5	8.5 Glossary11
5.6 Switching Characteristics6	9 Revision History 11
5.7 Operating Characteristics6	10 Mechanical, Packaging, and Orderable
5.8 Analog Channel Characteristics6	Information11
5.9 Typical Characteristics7	



# **4 Pin Configuration and Functions**




Figure 4-1. DW or PW Package, 14-Pin SOIC or TSSOP (Top View)

Table 4-1. Pin Functions

Р	IN	TYPE(1)	DESCRIPTION					
NAME	NO.	ITPE\''	DESCRIPTION					
1Y	1	I/O	Input/Output for Switch 1					
1Z	2	I/O	Input/Output for Switch 1					
2Z	3	I/O	Input/Output for Switch 2					
2Y	4	I/O	Input/Output for Switch 2					
2E	5	I	Control pin for Switch 2					
3E	6	I	Control pin for Switch 3					
GND	7	-	Ground Pin					
3Y	8	I/O	Input/Output for Switch 3					
3Z	9	I/O	Input/Output for Switch 3					
4Z	10	I/O	Input/Output for Switch 4					
4Y	11	I/O	Input/Output for Switch 4					
4E	12	I	Control pin for Switch 4					
1E	13	I	Control pin for Switch 1					
V <sub>CC</sub>	14	-	Power Pin					

<sup>(1)</sup> Signal Types: I = Input, O = Output, I/O = Input or Output.

# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub> (see <sup>(2)</sup> )	Supply voltage range	-0.5	+7	V
$I_{IK}$ (V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V)	Input clamp current		±20	mA
$I_{OK}$ (V <sub>O</sub> < -0.5V or V <sub>O</sub> > V <sub>CC</sub> + 0.5V)	Output clamp current		±20	mA
$I_{O}$ (see $^{(3)}$ ) ( $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ )	Switch current		±25	mA
$I_{O}$ (V <sub>O</sub> > -0.5V or V <sub>O</sub> < V <sub>CC</sub> + 0.5V)	Output source or sink current per output pin		±25	mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Product Folder Links: CD74HCT4066-Q1

<sup>(2)</sup> All voltages referenced to GND unless otherwise specified.

<sup>(3)</sup> In certain applications, the external load-resistor current may include both V<sub>CC</sub> and signal-line components. To avoid drawing V<sub>CC</sub> current when switch current flows into the transmission gate inputs (terminals 1, 4, 8, and 11), the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r<sub>on</sub> values shown in the electrical characteristics table). No V<sub>CC</sub> current flows through R<sub>L</sub> if the switch current flows into terminals 2, 3, 9, and 10.



#### **5.2 Thermal Information**

		CD74HCT4066-Q1	
	THERMAL METRIC (1)	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **5.3 Recommended Operating Conditions**

(see (1))

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5V	0	500	ns
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vı	V <sub>CC</sub>	T <sub>A</sub> = 25°C			ΙΔ = 25 C		T <sub>A</sub> = -40 TO 125°C		UNIT
					MIN	TYP	MAX	MIN	MAX			
I <sub>IL</sub>	Any control		V <sub>CC</sub> or GND	5.5V			±0.1		±1	μΑ		
I <sub>IZ</sub>	V <sub>IS</sub> = V <sub>CC</sub> or GN	D	V <sub>IL</sub>	5.5V			±0.1		±1	μΑ		
r	I <sub>O</sub> = 1mA, See	V <sub>IS</sub> = V <sub>CC</sub> or GND	V <sub>CC</sub>	4.5V		25	80		128	Ω		
r <sub>on</sub>	Figure 5-1	V <sub>IS</sub> = V <sub>CC</sub> to GND	V <sub>CC</sub>	4.5V		35	95		142			
$\Delta r_{on}$	Between any tw	o switches	V <sub>CC</sub>	4.5V		1				Ω		
I <sub>CC</sub>			V <sub>CC</sub> or GND	5.5V			2		40	μΑ		
$\Delta I_{CC}$	Per input pin: 1	unit load, See <sup>(1)</sup>	V <sub>CC</sub> - 2.1V	4.5V to 5.5V		100	360		490	μΑ		
Cı	Control inputs						10		10	pF		

<sup>(1)</sup> For dual-supply systems, theoretical worst case ( $V_1$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

### 5.5 HCT Input Loading

INPUT	UNIT LOADS <sup>(1)</sup>
All	1

<sup>(1)</sup> Unit load is  $\Delta I_{CC}$  limit specified in the electrical characteristics table, for example,., 360  $\mu A$  max at 25°C.



# 5.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE			<sub>A</sub> = 25°C		T <sub>A</sub> = -40° 125°		UNIT
			CAFACITANCE	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	Y or Z	Z or Y	C <sub>L</sub> = 15pF	5V		1.3				ns
чра	1012	2 01 1	C <sub>L</sub> = 50pF	4.5V			12		18	113
t <sub>en</sub>	E	Y or Z	C <sub>L</sub> = 15pF	5V		5				ns
<sup>t</sup> en	<b>L</b>		C <sub>L</sub> = 50pF	4.5V			24		36	113
t	E	Y or Z	C <sub>L</sub> = 15pF	5V		5.5				ns
t <sub>dis</sub>	_	1012	C <sub>L</sub> = 50pF	4.5V			35		53	113

# 5.7 Operating Characteristics

 $V_{CC}$  = 5V,  $T_A$  = 25°C, input  $t_r$ ,  $t_f$  = 6ns

	PARAMETER	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance (see <sup>(1)</sup> )	38	pF	

- (1)  $C_{pd}$  is used to determine the dynamic power consumption ( $P_D$ ), per package.
  - $P_D = (C_{pd} \times V_{CC}^2 \times f_I) + \Sigma (C_L + C_S) \times V_{CC}^2 \times f_O$
  - f<sub>O</sub> = output frequency
  - f<sub>I</sub> = input frequency
  - C<sub>L</sub> = output load capacitance
  - C<sub>S</sub> = switch capacitance
  - V<sub>CC</sub> = supply voltage

# **5.8 Analog Channel Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
f <sub>max</sub>	Switch frequency response bandwidth at -3dB	See Figure 6-2 and Figure 5-2 and Notes 7 and 8	4.5V	200	MHz
	Crosstalk between any two switches	See Figure 6-1 and Figure 5-3 and Notes 8 and 9	4.5V	-72	dB
	Total harmonic distortion	See Figure 6-3, 1kHz, V <sub>IS</sub> = 4V <sub>P-P</sub>	4.5V	0.023	%
	Control to switch feedthrough noise	See Figure 6-4	4.5V	130	mV
	Switch OFF signal feedthrough	See Figure 6-5 and Figure 5-3 and Notes 8 and 9	4.5V	-72	dB
Cs	Switch input capacitance			5	pF

- (1) Adjust input voltage to obtain 0dBm at output, f = 1MHz.
- (2)  $V_{IS}$  is centered at  $V_{CC}/2$ .
- (3) Adjust input for 0dBm at  $V_{IS}$ .

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


 $C_L = 10 pF$  $V_{CC} = 4.5 \text{ V}$   $R_L = 50 \Omega$ 

 $T_A = 25^{\circ}C$ Pin 4 to 3

4.5V



# **5.9 Typical Characteristics**






Figure 5-3. Switch-OFF Signal Feedthrough and Crosstalk vs Frequency,  $V_{CC}$  = 4.5V



### **6 Parameter Measurement Information**




Figure 6-1. Crosstalk between Two Switches Test Circuit




Figure 6-2. Frequency-Response Test Circuit




Figure 6-3. Total Harmonic Distortion Test Circuit




Figure 6-4. Control-to-Switch Feedthrough Noise Test Circuit







Figure 6-5. Switch off Signal Feedthrough Test Circuit

Submit Document Feedback









VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES

- A. C<sub>L</sub> includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_O = 50\Omega$ ,  $t_f = 6$ ns,  $t_f = 6$ ns.
- D. For clock inputs,  $f_{max}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 6-6. Load Circuit and Voltage Waveforms

	PARAMETER	S1	S2
+	t <sub>РZH</sub>	Open	Closed
<sup>L</sup> en	t <sub>PZL</sub>	Closed	Open
4	t <sub>PHZ</sub>	Open	Closed
t <sub>dis</sub>	t <sub>PLZ</sub>	Closed	Open
	t <sub>pd</sub>	Open	Open



# 7 Detailed Description

# 7.1 Functional Block Diagram



### 7.2 Device Functional Modes

**Table 7-1. Function Table** 

INPUT	SWITCH				
nE	SWITCH				
L(2)	Off				
H <sup>(1)</sup>	On				

(1) H = High level (2) L = Low level



# 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **8.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (April 2008 ) to Revision C (July 2024 )	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated ordering information	1
•	Updated thermal information and added CD74HCT4066-Q1	5
•	Updated switching specifications	6
	- F	

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 25-Jun-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT4066QM96Q1	NRND	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT4066Q	
CD74HCT4066QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HK4066Q	Samples
D24066QM96G4Q1	NRND	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT4066Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 25-Jun-2024

#### OTHER QUALIFIED VERSIONS OF CD74HCT4066-Q1:

● Catalog : CD74HCT4066

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Apr-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT4066QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
HCT4066QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 11-Apr-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT4066QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0
HCT4066QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0

# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated