

SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013

# LF156JAN JFET Input Operational Amplifiers

Check for Samples: LF156JAN

# **FEATURES**

- Advantages
  - Replace Expensive Hybrid and Module FET **Op Amps**
  - Rugged JFETs Allow Blow-Out Free Handling Compared with MOSFET Input Devices
  - Excellent for Low Noise Applications using either High or Low Source Impedance—Very Low 1/f Corner
  - Offset Adjust does not Degrade Drift or **Common-Mode Rejection as in Most Monolithic Amplifiers**
  - New Output Stage Allows use of Large Capacitive Loads (5,000 pF) without **Stability Problems**
  - Internal Compensation and Large **Differential Input Voltage Capability**

# **APPLICATIONS**

- **Precision High Speed Integrators**
- Fast D/A and A/D Converters
- **High Impedance Buffers**
- Wideband, Low Noise, Low Drift Amplifiers
- Logarithmic Amplifiers
- **Photocell Amplifiers**
- Sample and Hold Circuits

## **Connection Diagrams**

## **COMMON FEATURES**

- Low Input Bias Current: 30pA •
- Low Input Offset Current: 3pA
- High Input Impedance:  $10^{12}\Omega$ •
- Low Input Noise Current: 0.01 pA /  $\sqrt{Hz}$
- High Common-Mode Rejection Ratio: 100 dB
- Large DC Voltage Gain: 106 dB

## UNCOMMON FEATURES

- Extremely Fast Settling Time to 0.01% 1.5µs
- Fast Slew Rate 12V/µs ٠
- Wide Gain Bandwidth 5MHz
- Low Input Noise Voltage 12 nV /  $\sqrt{Hz}$

## DESCRIPTION

This is the first monolithic JFET input operational amplifier to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FET™ Technology). This amplifier features low input bias and offset currents/low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The device is also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.




Figure 1. Top View Metal Can Package (LMC) See Package LMC0008C




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNOSAQ0A-MARCH 2006-REVISED MARCH 2013


www.ti.com

### **Simplified Schematic**



\*3pF in LF357 series.

## **Detailed Schematic**







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013

www.ti.com

### Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage	±22V			
Differential Input Voltage	±40V			
Input Voltage Range <sup>(2)</sup>		±20V		
Output Short Circuit Duration <sup>(3)</sup>			Continuous	
T <sub>JMAX</sub>			175°C	
Power Dissipation at $T_A = 25^{\circ}C^{(4)}$	Still Air		560 mV	
	500 LF/Min Ai	ir Flow	1200 mW	
	0	Still Air	160°C/W	
Thermal Resistance	θ <sub>JA</sub>	400 LF/Min Air Flow	65°C/W	
	$\theta_{JC}$	23°C/W		
Storage Temperature Range			$-65^{\circ}$ C ≤ T <sub>A</sub> ≤ +150°C	
Lead Temperature (Soldering 10 sec.)			300°C	
ESD tolerance <sup>(5)</sup>			1200V	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate condition for which the device is functional, but do not ensure specific performance limits. For specified specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) The absolute maximum negative input voltage is equal to the negative power supply voltage.

(3) Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub>(maximum junction temperature), θ<sub>JA</sub>(package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>D</sub>=(T<sub>Jmax</sub>-T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower.

(5) Human body model, 100pF discharged through  $1.5K\Omega$ .

## **Recommended Operating Conditions**

Supply voltage range	±5 to ±20 V <sub>DC</sub>
Ambient temperature range	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$

## **Quality Conformance Inspection**

#### MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp ( C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25

SNOSAQ0A-MARCH 2006-REVISED MARCH 2013



www.ti.com

# LF156 Electrical Characteristics DC Parameters

The following conditions apply, unless otherwise specified. DC:  $V_{CC} = \pm 20V$ ,  $V_{CM} = 0V$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>CC</sub>					7.0	mA	1
CC Supply Current VIO Input Offset Voltage HIB Input Bias Current	Supply Current	+V <sub>CC</sub> = 15V, -V <sub>CC</sub> = -15V			6.0	mA	2
					11	mA	3
V <sub>IO</sub>		+V <sub>CC</sub> = 5V, -V <sub>CC</sub> = -35V,		-5.0	5.0	mV	1
		$V_{CM} = 15V$		-7.0	7.0	mV	2, 3
		+V <sub>CC</sub> = 35V, -V <sub>CC</sub> = -5V,		-5.0	5.0	mV	1
	Input Offset Voltage	$V_{CM} = -15V$		-7.0	7.0	mV	2, 3
				-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
				-5.0	5.0	mV	1
		$+V_{CC} = 5V, -V_{CC} = -5V$		-7.0	7.0	mV	2, 3
±l <sub>IB</sub>		+V <sub>CC</sub> = 5V, -V <sub>CC</sub> = -35V,		-0.1	3.5	nA	1
	В	$V_{CM} = 15V$		-10	60	nA	2
Input Bias Current	+V <sub>CC</sub> = 35V, -V <sub>CC</sub> = -5V,		-0.1	0.1	nA	1	
	Innut Ding Current	V <sub>CM</sub> = -15V		-10	50	nA	2
	Input Blas Current			-0.1	0.1	nA	1
				-10	50	nA	2
		+V <sub>CC</sub> = 5V, -V <sub>CC</sub> = -25V,		-0.1	0.3	nA	1
	$V_{CM} = 10V$		-10	50	nA	2	
D Input Offset Current				-0.02	0.02	nA	1
	Input Offset Current			-20	+20	nA	2
+PSRR	Power Supply Rejection Ratio	$+V_{CC} = 10V, -V_{CC} = -20V$		85		dB	1, 2, 3
PSRR	Power Supply Rejection Ratio	$+V_{CC} = 20V, -V_{CC} = -10V$		85		dB	1, 2, 3
CMR	Input Voltage Common Mode Rejection	$V_{CM} = -15V$ to $15V$		85		dB	1, 2, 3
V <sub>IOAdj</sub> (+)	Adjustment for Input Offset Voltage			8.0		mV	1, 2, 3
V <sub>IOAdj</sub> (-)	Adjustment for Input Offset Voltage				-8.0	mV	1, 2, 3
+I <sub>OS</sub>	Output Short Circuit Current (For Positive Output)	$\begin{array}{l} + V_{CC} = 15 V, \ - V_{CC} = -15 V, \\ t \leq 25 m S \end{array}$		-50		mA	1, 2, 3
-I <sub>OS</sub>	Output Short Circuit Current (For Negative Output)	$\begin{array}{l} + V_{CC} = 15 V, \ - V_{CC} = -15 V, \\ t \leq 25 m S \end{array}$			50	mA	1, 2, 3
Δ V <sub>IO</sub> /ΔΤ	Temperature Coefficient of Input	25°C ≤ T <sub>A</sub> ≤ +125°C	See <sup>(1)</sup>	-30	30	µV/°C	2
	Offset Voltage	-55°C ≤ T <sub>A</sub> ≤ 25°C	See <sup>(1)</sup>	-30	30	μV/°C	3
A <sub>VS</sub>	Open Loop Voltage Gain		See <sup>(2)</sup>	50		V/mV	4
	(Single Ended)	$V_O = -15V, R_L = 2K\Omega$	See <sup>(2)</sup>	25		V/mV	5, 6
+A <sub>VS</sub>	Open Loop Voltage Gain	$V_{-} = 15V_{-} = 2K_{-}$	See <sup>(2)</sup>	50		V/mV	4
	(Single Ended)	$V_0 = +15V, R_L = 2K\Omega$	See <sup>(2)</sup>	25		V/mV	5, 6
A <sub>VS</sub>	Open Loop Voltage Gain (Single Ended)	$V_{CC} = \pm 5V, V_O = \pm 2V,$ $R_L = 2K\Omega$	See <sup>(2)</sup>	10		V/mV	4, 5, 6
V <sub>OP</sub>		$V_{CM} = 20V, R_L = 10K\Omega$			-16	V	4, 5, 6
	Output Voltage Swing	$V_{CM} = 20V, R_L = 2K\Omega$			-15	V	4, 5, 6
+V <sub>OP</sub>		$V_{CM}$ = -20V, $R_L$ = 10K $\Omega$		16		V	4, 5, 6
	Output Voltage Swing	$V_{CM} = -20V, R_L = 2K\Omega$		15		V	4, 5, 6

(1)

Calculated parameter. Datalog Reading in K = V/mV. (2)

Submit Documentation Feedback 4



#### SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013

#### www.ti.com

## LF156 Electrical Characteristics AC Parameters

The following conditions apply, unless otherwise specified. AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ 

Symbol	Parameter	Parameter Conditions Notes					Sub- groups
-SR	Slew Rate Fall			7.5		V/µS	7
	Siew Rate Fall	$V_{I} = 5V$ to -5V, $A_{V} = 1$		5		V/µS	8A, 8B
+SR	Slow Pote Dieg			7.5		V/µS	7
	Slew Rate Rise	$V_{I} = -5V$ to 5V, $A_{V} = 1$		5		V/µS	8A, 8B
$TR_{TR}$	Transient Response Rise Time	$ \begin{array}{l} R_L = 2K\Omega, \ C_L = 100pF, \\ V_I = 50mV, \ A_V = 1 \end{array} $			100	nS	7, 8A, 8B
TR <sub>OS</sub>	Transient Response Overshoot	$ \begin{array}{l} R_L = 2K\Omega, \ C_L = 100pF, \\ V_I = 50mV, \ A_V = 1 \end{array} $			40	%	7, 8A, 8B
NI <sub>BB</sub>	Noise Broad Band	BW = 5KHz, $V_{CC} = \pm 20V$			10	μV <sub>RMS</sub>	7
NI <sub>PC</sub>	Noise Popcorn	BW = 5KHz, $V_{CC} = \pm 20V$			40	$\mu V_{PK}$	7
tS (+)	Settling Time	A <sub>V</sub> = -1			1500	nS	12
tS (-)	Settling Time	A <sub>V</sub> = -1			1500	nS	12

## LF156 Electrical Characteristics Drift Values

The following conditions apply, unless otherwise specified. AC:  $V_{CC} = \pm 20V$ ,  $V_{CM} = 0V$ 


Delta calculations performed on JAN S devices at group B, subgroup 5 only

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage			-1.0	1.0	mV	1
±l <sub>IB</sub>	Input Bias Current			-0.05	0.05	nA	1

**Texas NSTRUMENTS** 

#### SNOSAQ0A-MARCH 2006-REVISED MARCH 2013


www.ti.com



±20 V<sub>S</sub> ±15 Vs ±10 V<sub>S</sub> LF156 95 35 65 125 5 CASE TEMPERATURE (°C) Figure 3. Voltage Swing 10 15 20 SUPPLY VOLTAGE (±V) Figure 5. **Supply Current** -55°C Τc T<sub>C</sub> = 25°C - 125°C тc LF156 10 15 20 25 SUPPLY VOLTAGE (±V)



#### SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013




= 125°C Ξ T۸

SUPPLY VOLTAGE (±V) Figure 12.

15

20

10




100k

10k


5

Texas INSTRUMENTS

#### SNOSAQ0A-MARCH 2006-REVISED MARCH 2013










#### SNOSAQ0A-MARCH 2006-REVISED MARCH 2013





#### SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013

### **APPLICATION HINTS**

These are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

### **Typical Circuit Connections**




Figure 28. V<sub>OS</sub> Adjustment

- V<sub>OS</sub> is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is ≈ 0.5µV/°C/mV of adjustment
- Typical overall drift: 5µV/°C ±(0.5µV/°C/mV of adj.)







Figure 29. Driving Capacitive Loads

\* LF156 R = 5k Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability.  $C_{L(MAX)} \approx 0.01 \mu F$ . Overshoot  $\leq 20\%$ Settling time (t<sub>s</sub>)  $\approx 5 \mu s$ 




### Figure 30. Settling Time Test Circuit

- Settling time is tested with the LF156 connected as unity gain inverter.
- FET used to isolate the probe capacitance
- Output = 10V step

TEXAS INSTRUMENTS

www.ti.com

SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013



 $1\,\mu s/DIV$ 

Figure 31. Large Signal Inverter Output,  $V_{\text{OUT}}$  (from Settling Time Circuit) LF356




Figure 32. Low Drift Adjustable Voltage Reference

- $\Delta V_{OUT}/\Delta T = \pm 0.002\%/^{\circ}C$
- · All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2: V<sub>OUT</sub> adjust




Figure 33. Fast Logarithmic Converter

- Dynamic range:  $100\mu A \le I_i \le 1mA$  (5 decades),  $|V_0| = 1V/decade$
- Transient response:  $3\mu s$  for  $\Delta I_i = 1$  decade

# LF156JAN

TEXAS INSTRUMENTS

SNOSAQ0A-MARCH 2006-REVISED MARCH 2013

- C1, C2, R2, R3: added dynamic compensation
- V<sub>OS</sub> adjust the LF156 to minimize quiescent error
- R<sub>T</sub>: Tel Labs type Q81 + 0.3%/°C

$$|V_{OUT}| = \left[1 + \frac{R^2}{R_T}\right] \frac{kT}{q} \text{ in } V_i \left[\frac{R_r}{V_{REF Ri}}\right] = \log V_i \frac{1}{R_i I_r} R^2 = 15.7k, R_T = 1k, 0.3\%/°C \text{ (for temperature compensation)}$$
(1)





Figure 34. Precision Current Monitor


- $V_{O} = 5 \text{ R1/R2} (V/mA \text{ of } I_{S})$
- R1, R2, R3: 0.1% resistors



## Figure 35. 8-Bit D/A Converter with Symmetrical Offset Binary Operation

- R1, R2 should be matched within ±0.05%
- Full-scale response time: 3µs

Eo	B1	B2	B3	B4	B5	B6	B7	B8	Comments
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	(−) Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale



• Power BW:  $f_{MAX} = \frac{S_r}{2\pi V_P} \simeq 191 \text{ kHz}$ 

#### Figure 36. Wide BW Low Noise, Low Drift Amplifier

Parasitic input capacitance C1  $\approx$  3pF interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2 C2  $\approx$  R1 C1.





Figure 37. Boosting the LF156 with a Current Amplifier

 $I_{OUT(MAX)}$  ~150mA (will drive  $R_L \ge 100\Omega$ )

• 
$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} V/\mu s$$
 (with C<sub>L</sub> shown)

- 10<sup>-2</sup> ΔT
- No additional phase shift added by the current amplifier



 $f = \frac{V_{C} (R8 + R7)}{(8 V_{PU} R8 R1) C'} 0 \le V_{C} \le 30V, \ 10 \text{ Hz} \le f \le 10 \text{ kHz}$ 

R1, R4 matched. Linearity 0.1% over 2 decades.

Figure 38. 3 Decades VCO

TEXAS INSTRUMENTS

SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013




Figure 39. Isolating Large Capacitive Loads

- Overshoot 6%
- t<sub>s</sub> 10µs

• When driving large C<sub>L</sub>, the V<sub>OUT</sub> slew rate determined by C<sub>L</sub> and I<sub>OUT(MAX)</sub>:

$$\frac{\Delta V_{\text{OUT}}}{\Delta T} = \frac{V_{\text{OUT}}}{C_{\text{L}}} \simeq \frac{0.02}{0.5} \, \text{V}/\mu\text{s} = 0.04 \, \text{V}/\mu\text{s} \text{ (with } C_{\text{L}} \text{ shown)}$$
(2)





Figure 40. Low Drift Peak Detector

- By adding D1 and R<sub>f</sub>, V<sub>D1</sub>=0 during hold mode. Leakage of D2 provided by feedback path through R<sub>f</sub>.
- Leakage of circuit is essentially I<sub>b</sub> plus capacitor leakage of Cp.
- Diode D3 clamps  $V_{OUT}$  (A1) to  $V_{IN}$ - $V_{D3}$  to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be <<  $\frac{1}{2}\pi R_f C_{D2}$  where  $C_{D2}$  is the shunt capacitance of D2.



•  $V_{OUT} = \frac{R3}{R} \left[ \frac{2R2}{R1} + 1 \right] \Delta V$ ,  $V^-$  +  $2V \leq V_{IN}$  common-mode  $\leq V^+$ 

### Figure 41. High Impedance, Low Drift Instrumentation Amplifier

System V<sub>OS</sub> adjusted via A2 V<sub>OS</sub> adjust

www.ti.com



- SNOSAQ0A MARCH 2006 REVISED MARCH 2013
- Trim R3 to boost up CMRR to 120 dB. Instrumentation amplifier resistor array recommended for best accuracy and lowest drift




Figure 42. Fast Sample and Hold

- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time T<sub>A</sub>, estimated by:

$$T_{A} \cong \left[\frac{2R_{0N}, V_{IN}, C_{h}}{S_{r}}\right] \frac{1/2 \text{ provided that:}}{I_{N}}$$

$$V_{IN} < 2\pi S_{r} R_{0N}C_{h} \text{ and } T_{A} > \frac{V_{IN}C_{h}}{I_{OUT}(MAX)}, R_{0N} \text{ is of SW1}$$
If inequality not satisfied:  $T_{A} \cong \frac{V_{IN}C_{h}}{20 \text{ mA}}$ 

• LF156 develops full S<sub>r</sub> output capability for  $V_{IN} \ge 1V$ 

- · Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2




Figure 43. High Accuracy Sample and Hold

- By closing the loop through A2, the V<sub>OUT</sub> accuracy will be determined uniquely by A1.
   No V<sub>OS</sub> adjust required for A2.
- T<sub>A</sub> can be estimated by same considerations as previously but, because of the added
   propagation delay in the feedback loop (A2) the overshoot is not negligible.
- · Overall system slower than fast sample and hold
- R1, C<sub>C</sub>: additional compensation
- Use LF156 for
  - Fast settling time
  - Low V<sub>OS</sub>

(3)



SNOSAQ0A-MARCH 2006-REVISED MARCH 2013

www.ti.com




Figure 44. High Q Notch Filter

- $2R1 = R = 10M\Omega$ 
  - 2C = C1 = 300pF
- Capacitors should be matched to obtain high Q
- $f_{NOTCH} = 120 \text{ Hz}, \text{ notch} = -55 \text{ dB}, \text{ Q} > 100$
- Use LF155 for
  - Low I<sub>B</sub>
  - Low supply current



SNOSAQ0A - MARCH 2006 - REVISED MARCH 2013

www.ti.com

## **REVISION HISTORY**

Date Released	Revision	Section	Originator	Changes
03/10/06	A	New Released, Corporate format.	R. Malone	New Release, Corporate format 1 MDS data sheet converted into a Corp. data sheet format. Following MDS data sheet will be Archived MJLF156-X, Rev. 0A0.
03/25/13	А	All	-	Changed layout of National Data Sheet to TI format.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JL156BGA	ACTIVE	TO-99	LMC	8	20	RoHS & Green		Level-1-NA-UNLIM	-55 to 125	JL156BGA JM38510/11402BGA Q ACO JM38510/11402BGA Q >T	Samples
JM38510/11402BGA	ACTIVE	TO-99	LMC	8	20	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL156BGA JM38510/11402BGA Q ACO JM38510/11402BGA Q >T	Samples
M38510/11402BGA	ACTIVE	TO-99	LMC	8	20	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	JL156BGA JM38510/11402BGA Q ACO JM38510/11402BGA Q >T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

5-Jan-2022

www.ti.com

### TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
JL156BGA	LMC	TO-CAN	8	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
JM38510/11402BGA	LMC	TO-CAN	8	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54
M38510/11402BGA	LMC	TO-CAN	8	20	2 X 10	150	126.49	61.98	8890	11.18	12.95	18.54

\*All dimensions are nominal




# LMC0008A

# **PACKAGE OUTLINE**

# TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



#### NOTES:

- 1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Pin numbers shown for reference only. Numbers may not be marked on package.

- 4. Reference JEDEC registration MO-002/TO-99.




# LMC0008A

# **EXAMPLE BOARD LAYOUT**

# TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated