


LP2980-N Micropower, 50mA, Ultra-Low Dropout Regulator in SOT-23 Package

1 Features

- V_{IN} range (new chip): 2.5V to 16V
- V_{OUT} range (new chip):
 - 1.2V to 5.0V (fixed, 100mV steps)
- V_{OUT} accuracy:
 - $\pm 0.5\%$ for A-grade legacy chip
 - $\pm 1\%$ for standard-grade legacy chip
 - $\pm 0.5\%$ for new chip (A grade and standard grade)
- Output accuracy over load, and temperature: $\pm 1\%$ (new chip)
- Output current: Up to 50mA
- Low I_Q (new chip): $69\mu A$ at $I_{LOAD} = 0mA$
- Low I_Q (new chip): $380\mu A$ at $I_{LOAD} = 50mA$
- Shutdown current over temperature:
 - $0.01\mu A$ (typ) for legacy chip
 - $1.12\mu A$ (typ) for new chip
- Output current limiting and thermal protection
- Stable with $2.2\mu F$ ceramic capacitors (new chip)
- High PSRR (new chip):
 - 75dB at 1kHz, 45dB at 1MHz
- Operating junction temperature: $-40^\circ C$ to $+125^\circ C$
- Package: 5-pin SOT-23 (DBV)

2 Applications

- Residential breakers
- Solid state drives (SSD)
- Electricity meters
- Appliances
- Building automation



Typical Application Circuit

3 Description

The LP2980-N is a fixed-output, wide-input, low-dropout (LDO) voltage regulator supporting an input voltage range from 2.5V to 16V and up to 50mA of load current. The LP2980-N supports an output range of 1.2V to 5.0V (new chip).

Additionally, the LP2980-N (new chip) has a 1% output accuracy across load and temperature that can meet the needs of low-voltage microcontrollers (MCUs) and processors.

In the new chip, wide bandwidth PSRR performance is 75dB at 1kHz and 45dB at 1MHz to help attenuate the switching frequency of an upstream DC/DC converter and minimize post regulator filtering.


The internal soft-start time and current-limit protection reduce inrush current during start up, thus minimizing input capacitance. Standard protection features, such as overcurrent and overtemperature protection, are included.

The LP2980-N is available in a 5-pin, $2.9mm \times 1.6mm$ SOT-23 (DBV) package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
LP2980-N	DBV (SOT-23, 5)	$2.9mm \times 2.8mm$

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length \times width) is a nominal value and includes pins, where applicable.



Dropout Voltage vs Temperature (New Chip)



Table of Contents

1 Features	1	7 Application and Implementation	19
2 Applications	1	7.1 Application Information.....	19
3 Description	1	7.2 Typical Application.....	23
4 Pin Configuration and Functions	2	7.3 Power Supply Recommendations.....	25
5 Specifications	3	7.4 Layout.....	25
5.1 Absolute Maximum Ratings.....	3	8 Device and Documentation Support	26
5.2 ESD Ratings.....	3	8.1 Device Support.....	26
5.3 Recommended Operating Conditions.....	3	8.2 Receiving Notification of Documentation Updates.....	26
5.4 Thermal Information.....	4	8.3 Support Resources.....	26
5.5 Electrical Characteristics.....	4	8.4 Trademarks.....	26
5.6 Typical Characteristics.....	8	8.5 Electrostatic Discharge Caution.....	26
6 Detailed Description	16	8.6 Glossary.....	26
6.1 Overview.....	16	9 Revision History	27
6.2 Functional Block Diagram.....	16	10 Mechanical, Packaging, and Orderable Information	27
6.3 Feature Description.....	16		
6.4 Device Functional Modes.....	18		

4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	IN	I	Input supply pin. Use a capacitor with a value of 1µF or larger from this pin to ground. See the Input Capacitor Requirements section for more information.
2	GND	—	Common ground (device substrate).
3	ON/OFF	I	Enable pin for the LDO. Driving the ON/OFF pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the Electrical Characteristics table. Tie this pin to V _{IN} if unused.
4	N/C	—	<i>Do not connect.</i> Device pin 4 is reserved for post packaging test and calibration of the LP2980-N V _{OUT} accuracy. Leave device pin 4 floating. Do not connect this pin to any potential. Do not connect to ground. Any attempt to perform pin continuity testing on device pin 4 is discouraged. Continuity test results are variable depending on the actions of the factory calibration. Aggressive pin continuity testing (high voltage, or high current) on device pin 4 activates the trim circuitry, thus forcing V _{OUT} to move out of tolerance.
5	OUT	O	Output of the regulator. Use a capacitor with a value of 2.2µF or larger from this pin to ground ⁽²⁾ . See the Input Capacitor Requirements section for more information.

(1) I = Input, O = Output.

(2) The nominal output capacitance must be greater than 1µF. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 1µF.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Continuous input voltage range (for legacy chip)	-0.3	16	V
	Continuous input voltage range (for new chip)	-0.3	18	
V _{OUT}	Output voltage range (for legacy chip)	-0.3	9	V
	Output voltage range (for new chip)	-0.3	V _{IN} + 0.3 or 9 (whichever is smaller)	
V _{ON/OFF}	ON/OFF pin voltage range (for legacy chip)	-0.3	16	V
	ON/OFF pin voltage range (for new chip)	-0.3	18	
Current	Maximum output	Internally limited		A
Temperature	Operating junction, T _J	-55	150	°C
	Storage, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	±1000	

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage (for legacy chip)	2.2		16	V
	Supply input voltage (for new chip)	2.5		16	V
V _{OUT}	Output voltage (for legacy chip)	1.2		10.0	V
	Output voltage (for new chip)	1.2		5	V
V _{ON/OFF}	Enable voltage (for legacy chip)	0		V _{IN}	V
	Enable voltage (for new chip)	0		16	V
I _{OUT}	Output current	0		50	mA
C _{IN} ⁽¹⁾	Input capacitor		1		μF
C _{OUT}	Output capacitor (for legacy chip) ⁽⁴⁾	2.2	4.7		
	Output capacitance (for new chip) ⁽¹⁾	1	2.2	200	
C _{OUT} ESR ⁽²⁾	Output capacitor ESR (for new chip) ⁽³⁾	0		1	Ω
T _J	Operating junction temperature	-40		125	°C

- (1) All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 1 μF minimum for stability.
- (2) Maximum supported ESR range for new chip is 1Ω. For output capacitor with higher ESR values, place a low ESR MLCC capacitor with value of 100nF, close to the output pin of the LDO.
- (3) Details related to supported ESR range for the legacy chip are available in *Recommended Capacitors for the Legacy Chip*.
- (4) For legacy chip a minimum value of 2.2μF is usually needed when using multilayer ceramic capacitors. A minimum value of 1μF is usually needed with surface-mount solid tantalum capacitors.

5.4 Thermal Information

THERMAL METRIC (2) (1)		Legacy Chip	New Chip	UNIT
		DBV (SOT23-5)	DBV (SOT23-5)	
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	205.4	178.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	78.8	77.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.7	47.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.3	15.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	46.3	46.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) Thermal performance results are based on the JEDEC standard of 2s2p PCB configuration. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the [Impact of board layout on LDO thermal performance](#) application note.

5.5 Electrical Characteristics

specified at T_J = 25°C, V_{IN} = V_{OUT(nom)} + 1.0 V or V_{IN} = 2.5 V (whichever is greater), I_{OUT} = 1 mA, V_{ON/OFF} = 2 V, C_{IN} = 1.0 μF, and C_{OUT} = 2.2 μF (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
ΔV _{OUT}	Output voltage tolerance	I _L = 1mA	Legacy chip (standard grade)	-1.0		1.0	%	
			Legacy chip (A grade)	-0.5		0.5		
			New chip	-0.5		0.5		
		1 mA ≤ I _L ≤ 50 mA	Legacy chip (standard grade)	-1.5		1.5		
			Legacy chip (A grade)	-0.75		0.75		
			New chip	-0.5		0.5		
		1 mA ≤ I _L ≤ 50 mA, -40°C ≤ T _J ≤ 125°C	Legacy chip (standard grade)	-3.5		3.5		
			Legacy chip (A grade)	-2.5		2.5		
			New chip	-1.0		1.0		
ΔV _{OUT(ΔVIN)}	Line regulation	V _{O(NOM)} + 1 V ≤ V _{IN} ≤ 16 V	Legacy chip	0.007		0.014	%V	
			New chip	0.002		0.014		
		V _{O(NOM)} + 1 V ≤ V _{IN} ≤ 16 V, -40°C ≤ T _J ≤ 125°C	Legacy chip	0.007		0.032		
			New chip	0.002		0.032		

5.5 Electrical Characteristics (continued)

specified at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$ or $V_{IN} = 2.5\text{ V}$ (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1.0\ \mu\text{F}$, and $C_{OUT} = 2.2\ \mu\text{F}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
$V_{IN} - V_{OUT}$	Dropout voltage ⁽¹⁾	$I_{OUT} = 0\text{ mA}$	Legacy chip		1	3	mV		
			New chip		1	2.75			
		$I_{OUT} = 0\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip					5	
			New chip					3	
		$I_{OUT} = 1\text{ mA}$	Legacy chip					7	10
			New chip					11.5	14
		$I_{OUT} = 1\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						15
			New chip						17
		$I_{OUT} = 10\text{ mA}$	Legacy chip					40	60
			New chip					98	115
		$I_{OUT} = 10\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						90
			New chip						148
		$I_{OUT} = 50\text{ mA}$	Legacy chip					120	150
			New chip					120	145
		$I_{OUT} = 50\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip						225
			New chip						184

5.5 Electrical Characteristics (continued)

specified at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$ or $V_{IN} = 2.5\text{ V}$ (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1.0\ \mu\text{F}$, and $C_{OUT} = 2.2\ \mu\text{F}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{GND}	GND pin current	$I_{OUT} = 0\text{ mA}$	Legacy chip	65	95	uA
			New chip	69	95	
		$I_{OUT} = 0\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	65	125	
			New chip		120	
		$I_{OUT} = 1\text{ mA}$	Legacy chip	75	110	
			New chip	78	110	
		$I_{OUT} = 1\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip		170	
			New chip		140	
		$I_{OUT} = 10\text{ mA}$	Legacy chip	120	220	
			New chip	175	210	
		$I_{OUT} = 10\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip		400	
			New chip		250	
$I_{OUT} = 50\text{ mA}$	Legacy chip	350	600			
	New chip	380	440			
$I_{OUT} = 50\text{ mA}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip		900			
	New chip		650			
$V_{ON/OFF} < 0.18\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	0	1			
	New chip	1.12	2.25			
V_{UVLO+}	Rising bias supply UVLO	V_{IN} rising, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		2.2	2.4	V
V_{UVLO-}	Falling bias supply UVLO	V_{IN} falling, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	New chip	1.9	2.07	
$V_{UVLO(HYST)}$	UVLO hysteresis	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		0.130		
$I_{O(SC)}$	Short output current	$R_L = 0\ \Omega$ (steady state)	Legacy chip	150		mA
			New chip	150		
$I_{O(PK)}$	Peak output current	$V_{OUT} \geq V_{O(NOM)} - 5\%$ (steady state)	Legacy chip	110	150	mA
			New chip	110	150	
$V_{ON/OFF}$	ON/OFF input voltage	Low = Output OFF, $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	0.55	0.18	V
			New chip		0.15	
		High = Output ON, $V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	1.6	1.4	
			New chip	1.6		
$I_{ON/OFF}$	ON/OFF input current	$V_{ON/OFF} = 0\text{ V}, V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	0	-1	uA
			New chip		-0.9	
		$V_{ON/OFF} = 5\text{ V}, V_{OUT} + 1 \leq V_{IN} \leq 16\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	Legacy chip	5	15	
			New chip		2.20	
$\Delta V_O/\Delta V_{IN}$	Ripple rejection	$f = 1\text{ kHz}, C_{OUT} = 10\ \mu\text{F}$	Legacy chip	63		dB
		$f = 1\text{ kHz}, C_{OUT} = 10\ \mu\text{F}$	New chip	75		
		$f = 100\text{ kHz}, I_{LOAD} = 50\text{ mA}$	New chip	45		
V_n	Output noise voltage	Bandwidth = 300 Hz to 50 kHz, $C_{OUT} = 10\ \mu\text{F}, V_{OUT} = 3.3\text{ V}, I_{LOAD} = 50\text{ mA}$	Legacy chip	160		μVRMS
		Bandwidth = 300 Hz to 50 kHz, $C_{OUT} = 2.2\ \mu\text{F}, V_{OUT} = 3.3\text{ V}, I_{LOAD} = 50\text{ mA}$	New chip	140		
		Bandwidth = 10 Hz to 100 kHz, $C_{OUT} = 2.2\ \mu\text{F}, V_{OUT} = 3.3\text{ V}, I_{LOAD} = 50\text{ mA}$	New chip	50		

5.5 Electrical Characteristics (continued)

specified at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$ or $V_{IN} = 2.5\text{ V}$ (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1.0\ \mu\text{F}$, and $C_{OUT} = 2.2\ \mu\text{F}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
T_{sd+}	Thermal shutdown threshold	Shutdown, temperature increasing	New chip		170		$^\circ\text{C}$
T_{sd-}		Reset, temperature decreasing			150		

- (1) Dropout voltage (V_{DO}) is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. V_{DO} is measured with $V_{IN} = V_{OUT(nom)} - 100\text{mV}$ for fixed output devices.

5.6 Typical Characteristics

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-1. Output Voltage vs Temperature (Legacy Chip)




Figure 5-2. Output Voltage vs Temperature (New Chip)




Figure 5-3. Output Voltage vs V_{IN} (Legacy Chip)




Figure 5-4. Output Voltage vs V_{IN} (New Chip)




Figure 5-5. Dropout Voltage vs V_{IN} (New Chip)




Figure 5-6. Dropout Voltage vs V_{IN} and Temperature (New Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-7. Dropout Voltage vs Temperature (Legacy Chip)




Figure 5-8. Dropout Voltage vs Temperature (New Chip)




Figure 5-9. Dropout Voltage vs Load Current (Legacy Chip)




Figure 5-10. Dropout Voltage vs Load Current (New Chip)




Figure 5-11. Ground Pin Current vs Temperature (Legacy Chip)




Figure 5-12. Ground Pin Current vs Temperature (New Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUL} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-13. Ground Pin Current vs Load Current (Legacy Chip)




Figure 5-14. Ground Pin Current vs Load Current (New Chip)




Figure 5-15. Input Current vs V_{IN} (Legacy Chip)




Figure 5-16. Input Current vs Input Voltage (New Chip)




Figure 5-17. Short-Circuit Current vs Time (Legacy Chip)




Figure 5-18. Short-Circuit Current vs Time (New Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-19. Short-Circuit Current vs Temperature (Legacy Chip)




Figure 5-20. Short-Circuit Current vs Temperature (New Chip)




Figure 5-21. Short-Circuit Current vs Time (Legacy Chip)




Figure 5-22. Short-Circuit Current vs Time (New Chip)




Figure 5-23. Output Impedance vs Frequency (Legacy Chip)




Figure 5-24. Output Impedance vs Frequency (Legacy Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-25. Output Noise Density (Legacy Chip)




Figure 5-26. Output Noise Density vs C_{OUT} (New Chip)




Figure 5-27. Output Noise Density vs I_{OUT} (New Chip)




Figure 5-28. Ripple Rejection (Legacy Chip)




Figure 5-29. Ripple Rejection vs C_{OUT} (New Chip)




Figure 5-30. Ripple Rejection vs I_{OUT} (New Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-31. Input to Output Leakage vs Temperature (Legacy Chip)




Figure 5-32. Output Reverse Leakage vs Temperature (Legacy Chip)




Figure 5-33. Output Reverse Leakage vs Temperature (New Chip)




Figure 5-34. Turn-On Waveform (Legacy Chip)




Figure 5-35. Turn-On Waveform (New Chip)




Figure 5-36. Turnoff Waveform (Legacy Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, $\text{ON}/\overline{\text{OFF}}$ pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-37. Turnoff Waveform (New Chip)




Figure 5-38. ON/OFF Pin Current vs $V_{\text{ON}/\overline{\text{OFF}}}$ (Legacy Chip)




Figure 5-39. ON/OFF Pin Current vs $V_{\text{ON}/\overline{\text{OFF}}}$ (New Chip)




Figure 5-40. ON/OFF Pin Current vs $V_{\text{ON}/\overline{\text{OFF}}}$ (New Chip)




Figure 5-41. $1\mu\text{F}$ ESR Range vs I_{OUT} (Legacy Chip)




Figure 5-42. $2.2\mu\text{F}$ ESR Range vs I_{OUT} (Legacy Chip)

5.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(\text{NOM})} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, $\text{ON}/\overline{\text{OFF}}$ pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, $C_{OUT} = 2.2\mu\text{F}$ for the legacy chip, and $C_{OUT} = 4.7\mu\text{F}$ for the new chip (unless otherwise noted)




Figure 5-43. 10 μF ESR Range vs I_{OUT} (Legacy Chip)


6 Detailed Description

6.1 Overview

The LP2980-N is a fixed-output, low-noise, high PSRR, low-dropout regulator that offers exceptional, cost-effective performance for both portable and nonportable applications. The LP2980-N has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 50 mA of continuous load current.

This device features integrated overcurrent protection, thermal shutdown, output enable, and internal output pulldown and has a built-in soft-start mechanism for controlled inrush current. This device delivers excellent line and load transient performance. The operating ambient temperature range of the device is -40°C to $+125^{\circ}\text{C}$.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Output Enable

The $\overline{\text{ON/OFF}}$ pin for the device is an active-high pin. The output voltage is enabled when the voltage of the $\overline{\text{ON/OFF}}$ pin is greater than the high-level input voltage of the $\overline{\text{ON/OFF}}$ pin and disabled when the $\overline{\text{ON/OFF}}$ pin voltage is less than the low-level input voltage of the $\overline{\text{ON/OFF}}$ pin. If independent control of the output voltage is not needed, connect the $\overline{\text{ON/OFF}}$ pin to the input of the device.

For the new chip, the device has an internal pulldown circuit that activates when the device is disabled by pulling the $\overline{\text{ON/OFF}}$ pin voltage lower than the low-level input voltage of the $\overline{\text{ON/OFF}}$ pin to actively discharge the output voltage.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{\text{IN}} - V_{\text{OUT}}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{\text{DS(ON)}}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{\text{DS(ON)}}$ of the device.

$$R_{\text{DS(ON)}} = \frac{V_{\text{DO}}}{I_{\text{RATED}}} \quad (1)$$

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application note](#).

Figure 6-1 shows a diagram of the current limit.




Figure 6-1. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

For the new chip, the device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

6.3.5 Output Pulldown

The new chip has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled ($V_{ON/OFF} < V_{ON/OFF(LOW)}$)
- If $1.0V < V_{IN} < V_{UVLO}$

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the [Reverse Current](#) section for more details.

6.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.4 Device Functional Modes

6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The $\overline{ON/OFF}$ voltage has previously exceeded the $\overline{ON/OFF}$ rising threshold voltage and has not yet decreased to less than the enable falling threshold

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the $\overline{ON/OFF}$ pin to less than the maximum $\overline{ON/OFF}$ pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Recommended Capacitor Types

This section describes the recommended capacitors for both the new chip and the legacy chip.

7.1.1.1 Recommended Output Capacitors (Legacy Chip)

The legacy chip version of the LP2980-N requires an output capacitor to maintain regulator loop stability. Select this capacitor to meet the requirements of minimum capacitance and equivalent series resistance (ESR) range. Because the acceptable capacitance and ESR ranges are wider than for most other LDOs, finding capacitors that meet the stability criteria of the LP2980-N is not difficult. Dynamic device performance also improves by using an output capacitor.

In general, make sure the capacitor value is at least 1 μ F (over the actual ambient operating temperature), and the ESR is within the range indicated in [Figure 5-41](#), [Figure 5-42](#), and [Figure 5-43](#). Although a maximum ESR is given in these figures, capacitors generally do not support such high ESR values.

7.1.1.1.1 Tantalum Capacitors (Legacy Chip)

Surface-mount solid tantalum capacitors offer a good combination of small physical size for the capacitance value, and an ESR in the range needed by the legacy chip version of the LP2980-N.

The results of testing the LP2980-N (legacy chip) stability with surface-mount solid tantalum capacitors show good stability with values of at least 1 μ F. Increase the value to 2.2 μ F (or more) for even better performance, including transient response and noise.

Small-value tantalum capacitors that are verified as appropriate for use with the LP2980-N (legacy chip) are shown in [Table 7-1](#). Increase capacitance values without limit.

7.1.1.1.2 Aluminum Electrolytic Capacitors (Legacy Chip)

Although not a good choice for a production design, because of relatively large physical size, an aluminum electrolytic capacitor is able to be used in the design prototype for an LP2980-N regulator. Use a value of at least 1 μ F, and make sure the ESR meets the conditions of [Figure 5-41](#), [Figure 5-42](#), and [Figure 5-43](#). If the operating temperature drops below 0°C the regulator does not remain stable, because the ESR of the aluminum electrolytic capacitor increases and exceeds the limits indicated in [Figure 5-41](#), [Figure 5-42](#), and [Figure 5-43](#). [Table 7-1](#) lists the available tantalum capacitors.

Table 7-1. Surface-Mount Tantalum Capacitor Selection Guide (Legacy Chip)

1 μ F SURFACE-MOUNT TANTALUM CAPACITORS	
MANUFACTURER	PART NUMBER
Kemet	T491A105M010AS
NEC	NRU105M10
Siemens	B45196-E3105-K
Nichicon	F931C105MA
Sprague	293D105X0016A2T
2.2 μ F SURFACE-MOUNT TANTALUM CAPACITORS	
Kemet	T491A225M010AS
NEC	NRU225M06
Siemens	B45196/2.2/10/10
Nichicon	F930J225MA
Sprague	293D225X0010A2T

7.1.1.1.3 Multilayer Ceramic Capacitors (Legacy Chip)

Surface-mount multilayer ceramic capacitors are an attractive choice because of the relatively small physical size and excellent RF characteristics. However, these capacitors sometimes have ESR values lower than the minimum required by the LP2980-N (legacy chip), and relatively large capacitance change with temperature. Consult the manufacturer data sheet for the capacitor before selecting a value.

Test results of the LP2980-N (legacy chip) stability using multilayer ceramic capacitors show a minimum value of 2.2 μ F is typically needed for the 5V regulator. For lower output voltages, or better performance, use a higher value (such as 4.7 μ F).

Table 7-2 lists multilayer ceramic capacitors that are verified as appropriate for use with the LP2980-N.

Table 7-2. Surface-Mount Multilayer Ceramic Capacitor Selection Guide (Legacy Chip)

2.2 μ F SURFACE-MOUNT CERAMIC	
MANUFACTURER	PART NUMBER
Token	1E225ZY5U-C203
Murata	GRM42-6Y5V225Z16
4.7 μ F SURFACE-MOUNT CERAMIC	
Token	1E475ZY5U-C304

7.1.1.2 Recommended Output Capacitors (New Chip)

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Maximum supported ESR range across complete temperature (-40°C to $+125^{\circ}\text{C}$) and load current range (0mA - 50mA) is less than 1 Ω . For existing board implementations that use capacitors with higher ESR (for example: tantalum), place a low ESR MLCC capacitor with a value of 100nF as close as possible to the output (V_{OUT}) pin of the LP2980-N.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The output capacitors

listed in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

7.1.2 Input Capacitor Requirements

For the legacy chip, an input capacitor (C_{IN}) $\geq 1\mu\text{F}$ is required (the amount of capacitance can be increased without limit). Any good-quality tantalum or ceramic capacitor can be used. The capacitor must be located no more than half an inch from the input pin and returned to a clean analog ground.

For the new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

The input capacitors listed in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \psi_{JT} \times P_D \quad (2)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \psi_{JB} \times P_D \quad (3)$$

where:

- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application note](#).

7.1.4 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (5)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the [An empirical analysis of the impact of board layout on LDO thermal performance application note](#), $R_{\theta JA}$ can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

7.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3$ V.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 7-1 shows one approach for protecting the device.





Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

7.2 Typical Application

Figure 7-2 shows the standard usage of the LP2980-N as a low-dropout regulator.



NOTE: Do not make connections to the NC pin.

Figure 7-2. LP2980-N Typical Application

7.2.1 Design Requirements

For this design, use the minimum C_{OUT} value for stability (which can be increased without limit for improved stability and transient response). The ON/OFF pin must be actively terminated. Connect this pin to V_{IN} if the shutdown feature is not used.

For the new chip, Table 7-3 summarizes the design requirements for Figure 7-2.

Table 7-3. Design Parameter

PARAMETER	DESIGN REQUIREMENT
Input voltage	12 V
Output voltage	3.3 V
Output current	50 mA

7.2.2 Detailed Design Procedure

7.2.2.1 ON/OFF Input Operation

The LP2980-N is shut off by driving the ON/OFF input low, and turned on by pulling the ON/OFF input high. If this feature is not used, the ON/OFF input must be tied to V_{IN} to keep the regulator output on at all times (the ON/OFF input must not be left floating).

To provide proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on and turn-off voltage thresholds that specify an ON or OFF state (see the *Electrical Characteristics* table).

For the legacy chip, the turn-on (and turn-off) voltage signals applied to the ON/OFF input must have a slew rate greater than 40mV/µs.

For the new chip, there is no restriction on the slew rate of the voltage signals applied to the ON/OFF input. Both fast and slow ramping voltage signals can be used to drive the ON/OFF pin.

Note

For the legacy chip, the ON/OFF function does not operate correctly if a slow-moving signal is used to drive the ON/OFF input.

7.2.3 Application Curves

at operating temperature $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 1.0\text{V}$ or 2.5V (whichever is greater), $I_{OUT} = 1\text{mA}$, ON/OFF pin tied to V_{IN} , $C_{IN} = 1.0\mu\text{F}$, and $C_{OUT} = 4.7\mu\text{F}$ (unless otherwise noted)




Figure 7-3. Load Transient Response (Legacy Chip)




Figure 7-4. Load Transient Response (New Chip)




Figure 7-5. Line Transient Response (New Chip)




Figure 7-6. Start-Up (New Chip)

7.3 Power Supply Recommendations

A power supply can be used at the input voltage within the ranges given in the *Recommended Operating Conditions* table.

7.4 Layout

7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. Using vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. Use a ground reference plane that is either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane provides accuracy of the output voltage, shields noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

7.4.2 Layout Example




Figure 7-7. LP2980-N Layout Example

8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.1.2 Device Nomenclature

Table 8-1. Available Options

PRODUCT ⁽¹⁾	V _{OUT}
LP2980vwxy-z.z/NOPB	<p>v is the accuracy specification for the legacy chip (A or blank). See the Electrical Characteristics for more information. This character is insignificant for the new chip.</p> <p>w is the operating temperature range (I = -40°C to 125°C).</p> <p>xx is the package designator (M5 = SOT-23).</p> <p>y is the reel designator size. See the Package Addendum for more information on package quantity.</p> <p>z.z is the nominal output voltage (for example, 3.3 = 3.3V; 5.0 = 5.0V).</p> <p>/NOPB indicates material construction that does not use Lead (Pb).</p> <p>This device ships with the legacy chip (CSO: DLN or GF8) or the new chip (CSO: RFB) which uses the latest manufacturing flow. The reel packaging label provides CSO information to distinguish which chip is used. Device performance for new and legacy chips is denoted throughout the data sheet.</p>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision Q (November 2023) to Revision R (February 2025)	Page
• Changed description of N/C pin in <i>Pin Functions</i> table and added footnote 1.....	2
• Added ESR range for output capacitor.....	3
• Changed <i>Short-Circuit Current vs Time (New Chip)</i> , <i>Short-Circuit Current vs Temperature (New Chip)</i> , <i>Short-Circuit Current vs Time (New Chip)</i> curves.....	8
• Added <i>1μF ESR Range vs IOU</i> T (Legacy Chip), <i>2.2μF ESR Range vs IOU</i> T (Legacy Chip), and <i>10μF ESR Range vs IOU</i> T (Legacy Chip) curves.....	8
• Added <i>Recommended Output Capacitors (Legacy Chip)</i> section.....	19
• Added <i>Tantalum Capacitors (Legacy Chip)</i> section.....	19
• Added <i>Aluminum Electrolytic Capacitors (Legacy Chip)</i> section.....	19
• Added <i>Multilayer Ceramic Capacitors (Legacy Chip)</i> section.....	20
• Changed <i>Recommended Output Capacitors (New Chip)</i> section.....	20
• Changed title and last paragraph of <i>Input Capacitor Requirements</i> section.....	21

Changes from Revision P (August 2016) to Revision Q (November 2023)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Changed entire document to align with current family format.....	1
• Added M3 devices to document.....	1
• Updated <i>Absolute Maximum Ratings</i> , <i>Recommended Operating Conditions</i> , <i>Electrical Characteristics</i> and <i>Thermal Information</i> for M3-suffix(new chip).....	4
• Added <i>Device Nomenclature</i> section.....	26

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2980AIM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NA	Samples
LP2980AIM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L02A	Samples
LP2980AIM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L00A	Samples
LP2980AIM5-4.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37A	Samples
LP2980AIM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L01A	Samples
LP2980AIM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NA	Samples
LP2980AIM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L02A	Samples
LP2980AIM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L00A	Samples
LP2980AIM5X-4.7/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37A	Samples
LP2980AIM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L01A	Samples
LP2980IM5-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NB	Samples
LP2980IM5-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L02B	Samples
LP2980IM5-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L00B	Samples
LP2980IM5-3.8/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L21B	Samples
LP2980IM5-4.7/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L37B	Samples
LP2980IM5-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L01B	Samples
LP2980IM5X-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0NB	Samples
LP2980IM5X-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L02B	Samples
LP2980IM5X-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L00B	Samples
LP2980IM5X-5.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L01B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980AIM5-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980AIM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-4.7/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980AIM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5-3.8/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-4.7/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LP2980IM5-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5X-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP2980IM5X-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2980IM5X-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP2980IM5X-5.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated