

[Sample &](http://www.ti.com/product/SMJ320C6203?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

SGUS033A –FEBRUARY 2002–REVISED MAY 2016

SMJ320C6203 Fixed-Point Digital Signal Processor

1 Features

- ¹ High-Performance Fixed-Point Digital Signal Processor (DSP) SMJ320C62x™
	- 5-ns Instruction Cycle Time
	- 200-MHz Clock Rate
	- Eight 32-Bit Instructions/Cycle
	- 1600 Million Instructions per Second (MIPS)
- 429-Pin Ball Grid Array (BGA) Package (GLP Suffix)
- • VelociTI™ Advanced Very-Long-Instruction-Word (VLIW) C62x™ DSP Core
	- Eight Highly-Independent Functional Units:
		- Six Arithmetic Logic Units (ALUs) (32-/40- Bit)
		- Two 16-Bit Multipliers (32-Bit Result)
	- Load-Store Architecture With 32 32-Bit General-Purpose Registers
	- Instruction Packing Reduces Code Size
	- All Instructions Conditional
- **Instruction Set Features**
	- Byte-Addressable (8-, 16-, 32-Bit Data)
	- 8-Bit Overflow Protection
	- **Saturation**
	- Bit-Field Extract, Set, Clear
	- Bit-Counting
	- Normalization
- 7Mb On-Chip SRAM
	- 3Mb Internal Program/Cache (96K 32-Bit Instructions)
	- 4Mb Dual-Access Internal Data (512KB)
	- Organized as Two 256KB Blocks for Improved **Concurrency**
- Flexible Phase-Locked-Loop (PLL) Clock **Generator**
- 32-Bit External Memory Interface (EMIF)
	- Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
	- Glueless Interface to Asynchronous Memories: SRAM and EPROM
	- 52MB Addressable External Memory Space
- • Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- 32-Bit Expansion Bus − Glueless/Low-Glue Interface to Popular PCI Bridge Chips
	- Glueless/Low-Glue Interface to Popular

Synchronous or Asynchronous Microprocessor Buses

- Master/Slave Functionality
- Glueless Interface to Synchronous FIFOs and Asynchronous Peripherals
- Three Multichannel Buffered Serial Ports (McBSPs)
	- Direct Interface to T1/E1, MVIP, SCSA Framers
	- ST-Bus-Switching Compatible
	- Up to 256 Channels Each
	- AC97-Compatible
	- Serial-Peripheral Interface (SPI) Compatible (Motorola®)
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG⁽²⁾) Boundary-Scan-Compatible
- 0.15-μm/5-Level Metal Process
	- CMOS Technology
- 3.3-V I/Os, 1.5-V Internal

2 Description

The SMJ320C6203 device is part of the SMJ320C62x fixed-point DSP generation in the SMJ320C6000 DSP platform. The C62x DSP devices are based on the high-performance, advanced VelociTI VLIW architecture developed by TI, making these DSPs an excellent choice for multichannel and multifunction applications.

The SMJ320C62x DSP offers cost-effective solutions to high-performance DSP-programming challenges. The SMJ320C6203 has a performance capability of up to 1600 MIPS at a clock rate of 200 MHz. The C6203 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 generalpurpose registers of 32-bit word length and eight highly-independent functional units.

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS033A&partnum=SMJ320C6203) Feedback Copyright © 2002–2016, Texas Instruments Incorporated

3 Revision History

4 Description (continued)

The eight functional units provide six ALUs for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6203 can produce two multiply-accumulates (MACs) per cycle for a total of 400 million MACs per second (MMACS). The C6203 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The C6203 device program memory consists of two blocks, with a 256KB block configured as memory-mapped program space, and the other 128KB block user-configurable as cache or memory-mapped program space. Data memory for the C6203 consists of two 256KB blocks of RAM.

The C6203 device has a powerful and diverse set of peripherals. The peripheral set includes three McBSPs, two general-purpose timers, a 32-bit expansion bus that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless 32-bit EMIF capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C62x devices have a complete set of development tools that includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

5 Characteristics of the C6203 DSP

This table shows significant features of the device, including the capacity of on-chip RAM, the peripherals, execution time, and package type with pin count. This data sheet focuses on the functionality of the SMJ320C6203 device. For more details on the C6000™ DSP part numbering, see [Figure](#page-67-1) 56.

6 Pin Configuration and Functions

20 16 18 10 12 14 8 4 6

Signal Descriptions

SIGNAL NAME	PIN NO.	TYPE ⁽¹⁾	DESCRIPTION
CLOCK/PLL			
CLKIN	D ₁₀		Clock input
CLKOUT1	Y17	O	Clock output at full device speed
CLKOUT2	Y16	O	Clock output at half of device speed; used for synchronous memory interface
CLKMODE0	C ₁₂		Clock mode selects; selects what multiply factors of the input clock frequency the CPU frequency equals. For more details on the CLKMODE pins and the PLL multiply factors for the C6203 device, see Clock PLL
CLKMODE1	G10		
CLKMODE2	G12		
PLLV ⁽²⁾	B11	$A^{(3)}$	PLL analog V_{CC} connection for the low-pass filter
PLLG ⁽²⁾	A11	$A^{(3)}$	PLL analog GND connection for the low-pass filter
PLLF ⁽²⁾	G11	$A^{(3)}$	PLL low-pass filter connection to external components and a bypass capacitor
JTAG EMULATION			
TMS	W ₅		JTAG test-port mode select (features an internal pullup)
TDO	R ₈	O/Z	JTAG test-port data out
TDI	W4		JTAG test-port data in (features an internal pullup)
TCK	V ₅		JTAG test-port clock
TRST	R7		JTAG test-port reset (features an internal pulldown)
EMU1	T7	I/O/Z	Emulation pin 1, pullup with a dedicated 20- $k\Omega$ resistor
EMU0	Y5	I/O/Z	Emulation pin 0, pullup with a dedicated 20- $k\Omega$ resistor

(1) $I = Input$, $O = Output$, $Z = High impedance$, $S = Supply voltage$, $GND = Ground$

(2) PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See *[Clock](#page-56-0) PLL* for information on how to connect these pins. (3) A = Analog signal (PLL filter)

For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩ resistor.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

Texas
Instruments

Signal Descriptions (continued)

www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

Signal Descriptions (continued)

Copyright © 2002–2016, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS033A&partnum=SMJ320C6203) Feedback*

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

Texas
Instruments

Signal Descriptions (continued)

www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

Texas
Instruments

Signal Descriptions (continued)

Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS033A&partnum=SMJ320C6203) Feedback Copyright © 2002–2016, Texas Instruments Incorporated

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

Signal Descriptions (continued)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to V_{SS} .

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) V_{IH} is not production tested for: CLKMODE [2:0], CLKIN, XCLKIN, XCS.
(2) V_{IL} is not production tested for: CLKIN, TRST.

 V_{IL} is not production tested for: CLKIN, $T RST$.

7.3 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/spra953)

7.4 Electrical Characteristics

over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

(1) V_{OH} and V_{OL} are not production tested for: CLKOUT1, $EMU0$, and EMU1.
(2) TMS and TDI are not included due to internal pullups. TRST is not include

TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.

(3) TDO is not production tested.
(4) Measured with average activit

Measured with average activity (50% high power/ 50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report ([SPRA486](http://www.ti.com/lit/pdf/SPRA486)).

7.5 Timing Requirements for CLKIN (PLL Used)

see [Figure](#page-30-0) 5⁽¹⁾⁽²⁾⁽³⁾

(1) The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.
(2) M = The PLL multiplier factor (x4, x6, x7, x8, x9, x10, or x11).

 $M =$ The PLL multiplier factor (x4, x6, x7, x8, x9, x10, or x11).

(3) $C = CLKIN$ cycle time in ns. For example, when CLKIN frequency is 50 MHz, use $C = 20$ ns.
(4) This parameter is not production tested.

This parameter is not production tested.

7.6 Timing Requirements for CLKIN [PLL Bypassed (x1)]

see [Figure](#page-30-0) 5⁽¹⁾⁽²⁾

(1) The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.
(2) $C = CLKN$ cycle time in ns. For example, when CLKIN frequency is 50 MHz, use $C = 20$ ns.

C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns. The maximum CLKIN cycle time in PLL bypass mode (x1) is 200 MHz.

(3) This parameter is not production tested.

7.7 Timing Requirements for XCLKIN

see [Figure](#page-30-1) 6 ⁽¹⁾

(1) $P = 1 / CPU clock frequency in ns.$

(2) This parameter is not production tested.

ISTRUMENTS

EXAS

7.8 Timing Requirements for Asynchronous Memory Cycles

(1) To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

(2) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed by the EMIF CE space control registers.

(3) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(4) The sum of RS and RST (or WS and WST) must be a minimum of 4 to use ARDY input to extend strobe width.

(5) This parameter is not production tested.

7.9 Timing Requirements for Synchronous-Burst SRAM Cycles

see [Figure](#page-33-0) 13

7.10 Timing Requirements for Synchronous DRAM Cycles

see [Figure](#page-34-0) 15

7.11 Timing Requirements for the HOLD/HOLDA Cycles

see [Figure](#page-37-0) 21 (1)

(1) $P = 1 / CPU$ clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns

(2) This parameter is not production tested.

7.12 Timing Requirements for Reset

see [Figure](#page-37-1) 22⁽¹⁾

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL are stable.

(3) This parameter is not production tested.

(4) This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. (It does not apply to CLKMODE x1.) The RESET signal is not connected internally to the clock PLL circuit. However, the PLL may need up to 250 µs to stabilize following device power-up or after the PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See *[Clock](#page-56-0) PLL* for PLL lock times.

(5) XD[31:0] are the boot configuration pins during device reset.

7.13 Timing Requirements for Interrupt Response Cycles

see [Figure](#page-37-2) 23⁽¹⁾

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) This parameter is not production tested.

7.14 Timing Requirements for Synchronous FIFO Interface

see [Figure](#page-38-0) 24 through [Figure](#page-39-0) 26

7.15 Timing Requirements for Asynchronous Peripheral Cycles

see [Figure](#page-41-0) 27 through Figure 30⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

(1) To ensure data setup time, simply program the strobe width wide enough. XRDY is internally synchronized. If XRDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, XRDY can be an asynchronous input.

(2) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed by the expansion bus XCE space control registers.

 $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(4) The sum of RS and RST (or WS and WST) must be a minimum of 4 to use XRDY input to extend strobe width.

(5) This parameter is not production tested.

TRUMENTS

EXAS

7.16 Timing Requirements With External Device as Bus Master

see [Figure](#page-42-0) 31 and [Figure](#page-43-0) 32

(1) XW/R input/output polarity selected at boot

(2) XBLAST input polarity selected at boot

(3) XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

7.17 Timing Requirements With C62x as Bus Master

see [Figure](#page-44-0) 33 through [Figure](#page-45-0) 35

(1) XRDY operates as active-low ready input/output during host-port accesses.

7.18 Timing Requirements With External Device as Asynchronous Bus Master

see [Figure](#page-46-1) 36 and Figure 37⁽¹⁾

(1) Expansion bus select signals include XCNTL and XR/W.

 (2) P = 1 / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(3) This parameter is not production tested.

 (4) XBE[3:0]/XA[5:2] operate as byte-enables $\overline{XBE[3:0]}$ during host-port accesses.

7.19 Timing Requirements for Expansion Bus Arbitration (Internal Arbiter Enabled)

see [Figure](#page-46-2) 38⁽¹⁾

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) This parameter is not production tested.

7.20 Timing Requirements for McBSP

see [Figure](#page-47-0) $40^{(1)(2)}$

(1) CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

 (3) The maximum bit rate for the C6203 device is 100 Mbps or CPU / 2 (the slower of the two). Take care to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR / X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use $2P = 20$ ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

(4) This parameter is not production tested.

(5) The minimum CLKR/X pulse duration is either (P − 1) or 4 ns, whichever is larger. For example, when running parts at 200 MHz (P = 5 ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P − 1) = 9 ns as the minimum CLKR/X pulse duration.

7.21 Timing Requirements for FSR when GSYNC = 1

see [Figure](#page-47-1) 41

(1) This parameter is not production tested.

TRUMENTS

7.22 Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

see [Figure](#page-48-0) 42⁽¹⁾⁽²⁾

(1) $P = 1 / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.$

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) This parameter is not production tested.

7.23 Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

see [Figure](#page-48-1) 43⁽¹⁾⁽²⁾

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) This parameter is not production tested.

7.24 Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

see [Figure](#page-48-2) $44^{(1)(2)}$

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) This parameter is not production tested.

7.25 Timing Requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

see [Figure](#page-48-3) $45⁽¹⁾⁽²⁾$

(1) $P = 1 / CPU$ clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) This parameter is not production tested.

7.26 Timing Requirements for Timer Inputs

see [Figure](#page-49-0) 47⁽¹⁾

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns

(2) This parameter is not production tested.

7.27 Timing Requirements for JTAG Test Port

(1) This parameter is not production tested.

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

7.28 Switching Characteristics for CLKOUT2

over recommended operating conditions for CLKOUT2⁽¹⁾⁽²⁾ (see [Figure](#page-30-2) 7)

(1) $P = 1 / CPU clock frequency in ns.$

(2) The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

(3) This parameter is not production tested.

7.29 Switching Characteristics for XFCLK

over recommended operating conditions for $XFCLK^{(1)(2)}$ (see [Figure](#page-30-3) 8)

(1) $P = 1 / CPU clock frequency in ns.$

 (2) D = 8, 6, 4, or 2; FIFO clock divide ratio, user-programmable

(3) This parameter is not production tested.

7.30 Asynchronous Memory Timing Switching Characteristics

over recommended operating conditions for asynchronous memory cycles⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (see [Figure](#page-32-0) 9 through Figure 12)

(1) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed by the EMIF CE space control registers.

(2) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(3) The sum of RS and RST (or WS and WST) must be a minimum of 4 to use ARDY input to extend strobe width.

(4) Select signals include: $\overline{\text{CEx}}$, $\overline{\text{BE}[3:0]}$, $\overline{\text{EA}[21:2]}$, $\overline{\text{ACE}}$; and for writes, include $\overline{\text{ED}[31:0]}$, with the exception that $\overline{\text{CEx}}$ can stay active for an additional 7P ns following the end of the cycle.

(5) This parameter is not production tested.

7.31 Switching Characteristics for Synchronous-Burst SRAM Cycles

over recommended operating conditions for synchronous-burst SRAM cycles⁽¹⁾⁽²⁾ (see [Figure](#page-33-1) 13 and Figure 14)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

(3) This parameter is not production tested.
 (4) For the first write in a series of one or m

For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

7.32 Switching Characteristics for Synchronous DRAM Cycles

over recommended operating conditions for synchronous DRAM cycles for C6203B Rev. 2⁽¹⁾⁽²⁾ (see [Figure](#page-34-0) 15 through [Figure](#page-36-0) 20)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses. (2) SDCAS/SSADS, SDRAS/SSOE, and SD
(3) This parameter is not production tested.

(4) For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

STRUMENTS

FXAS

7.33 Switching Characteristics for the HOLD/HOLDA Cycles

over recommended operating conditions for the HOLD/HOLDA cycles⁽¹⁾⁽²⁾ (see [Figure](#page-37-0) 21)

(1) $P = 1 / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.$

(2) EMIF bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/ SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

(3) This parameter is not production tested.

 (4) All pending EMIF transactions are allowed to complete before \overline{HOLDA} is asserted. The worst case for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.

7.34 Switching Characteristics for Reset

over recommended operating conditions during reset⁽¹⁾⁽²⁾ (see [Figure](#page-37-1) 22)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) High group consists of: XFCLK, HOLDA

Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1

Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, CLKX2, FSX0, FSX1, FSX2, DX0, DX1, DX2, CLKR0, CLKR1, CLKR2, FSR0, FSR1, FSR2, XCE[3:0], XBE[3:0]/XA[5:2], XOE, XRE, XWE/XWAIT, XAS, XW/R, XRDY, XBLAST, XHOLD, and XHOLDA

(3) This parameter is not production tested.

7.35 Switching Characteristics for Interrupt Response Cycles

over recommended operating conditions during interrupt response cycles^{$(1)(2)$} (see [Figure](#page-37-2) 23)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) When CLKOUT2 is in half mode (see CLKOUT2 in), timings are based on falling edges.

(3) This parameter is not production tested.

7.36 Switching Characteristics for Synchronous FIFO Interface

over recommended operating conditions for synchronous FIFO interface (see [Figure](#page-38-0) 24 through [Figure](#page-39-0) 26)

(1) This parameter is not production tested.

 (2) $\overline{XBE[3:0]/XA[5:2]}$ operate as address signals $XA[5:2]$ during synchronous FIFO accesses.
(3) $\overline{XWF}/XWAI$ T operates as the write-enable signal \overline{XWF} during synchronous FIFO accesses

 $\overline{\text{XWE}}$ / $\overline{\text{XWAIT}}$ operates as the write-enable signal $\overline{\text{XWE}}$ during synchronous FIFO accesses.

7.37 Switching Characteristics for Asynchronous Peripheral Cycles

over recommended operating conditions for asynchronous peripheral cycles⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (see [Figure](#page-41-0) 27 through Figure 30)

(1) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed by the expansion bus XCE space control registers.

(2) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(3) The sum of RS and RST (or WS and WST) must be a minimum of 4 to use XRDY input to extend strobe width.

(4) Select signals include: \overline{XCEx} , $\overline{XBE[3:0]}$ / $XA[5:2]$, \overline{XOE} ; and for writes, include XD[31:0], with the exception that \overline{XCEx} can stay active for an additional 7P ns following the end of the cycle.

(5) This parameter is not production tested.

7.38 Switching Characteristics With External Device as Bus Master

over recommended operating conditions with external device as bus master⁽¹⁾ (see [Figure](#page-43-0) 31 and Figure 32)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) This parameter is not production tested.

(3) XRDY operates as active-low ready input/output during host-port accesses.

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

STRUMENTS

FXAS

7.39 Switching Characteristics With C62x as Bus Master

over recommended operating conditions with C62x as bus master⁽¹⁾ (see [Figure](#page-45-0) 33 through Figure 35)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) This parameter is not production tested.

(3) XW/R input/output polarity selected at boot.

 $\frac{\text{XBLAST}}{\text{XBE}[3:0]/\text{XA}[5:2]}$ operate as byte-enables $\overline{\text{X}}$

 $XBE[3:0]/XA[5:2]$ operate as byte-enables $XBE[3:0]$ during host-port accesses.

(6) XWE/XWAIT operates as XWAIT output signal during host-port accesses.

7.40 Switching Characteristics With External Device as Asynchronous Bus Master

over recommended operating conditions with external device as asynchronous bus master⁽¹⁾ (see [Figure](#page-46-1) 36 and Figure 37)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) This parameter is not production tested.

7.41 Switching Characteristics for Expansion Bus Arbitration (Internal Arbiter Enabled)

over recommended operating conditions for expansion bus arbitration (internal arbiter enabled)⁽¹⁾⁽²⁾ (see [Figure](#page-46-2) 38)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) Expansion bus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.

(3) This parameter is not production tested.

(4) All pending expansion bus transactions are allowed to complete before XHOLDA is asserted.

7.42 Switching Characteristics for Expansion Bus Arbitration (Internal Arbiter Disabled)

over recommended operating conditions for expansion bus arbitration (internal arbiter disabled)⁽¹⁾ (see [Figure](#page-47-2) 39)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) Expansion bus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.

(3) This parameter is not production tested.

7.43 Switching Characteristics for McBSP

over recommended operating conditions for McBSP⁽¹⁾⁽²⁾ (see [Figure](#page-47-0) 40)

(1) CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

Minimum delay times also represent minimum output hold times.

(3) This parameter is not production tested.

(4) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(5) The maximum bit rate for the C6203 device is 100 Mbps or CPU / 2 (the slower of the two). Take care to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR / X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR / X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR / X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

 (6) C = H or L

S = sample rate generator input clock = P if CLKSM = 1 (P = 1 / CPU clock frequency)

 $=$ sample rate generator input clock $=$ P_clks if CLKSM $=$ 0 (P_clks $=$ CLKS period)

 $H = CLKX$ high pulse duration = $(CLKG\overline{D}V/2 + 1) \times S$ if CLKGDV is even

 $=$ (CLKGDV $+$ 1) / 2 \times S if CLKGDV is odd or zero

 $L = CLKX$ low pulse duration = (CLKGDV/2) \times S if CLKGDV is even

 $=$ (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

ISTRUMENTS

7.44 Switching Characteristics for McBSP as SPI Master or Slave

over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0⁽¹⁾⁽²⁾ (see [Figure](#page-48-0) 42)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) $S =$ sample rate generator input clock = P if CLKSM = 1 (P = 1 / CPU clock frequency)

 $=$ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

 $T = CLKX$ period = $(1 + CLKGDV) \times S$

H = CLKX high pulse duration = $(CLKGDV / 2 + 1) \times S$ if CLKGDV is even

 $=$ (CLKGDV $+$ 1) / 2 \times S if CLKGDV is odd or zero

L = CLKX low pulse duration = (CLKGDV / 2) \times S if CLKGDV is even

 $=$ (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

- (4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM $=$ FSXM $=$ FSRM $=$ 0 for slave McBSF
- (5) This parameter is not production tested.
- (6) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

7.45 Switching Characteristics for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0⁽¹⁾⁽²⁾ (see [Figure](#page-48-1) 43)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

 (3) S = Sample rate generator input clock = P if CLKSM = 1 (P = 1 / CPU clock frequency)

 $=$ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

 $T = CLKX$ period = $(1 + CLKGDV) \times S$

H = CLKX high pulse duration = $(CLKGDV / 2 + 1) \times S$ if CLKGDV is even

 $=$ (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

L = CLKX low pulse duration = (CLKGDV / 2) \times S if CLKGDV is even

 $=$ (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

The maximum transfer rate for SPI mode is limited to the above AC timing constraints.

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM $=$ FSXM $=$ FSRM $=$ 0 for slave McBSP

(5) This parameter is not production tested.

(6) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

7.46 Switching Characteristics for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1⁽¹⁾⁽²⁾ (see [Figure](#page-48-2) 44)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) $S =$ Sample rate generator input clock = P if CLKSM = 1 (P = 1 / CPU clock frequency)

 $=$ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

 $T = CLKX$ period = $(1 + CLKGDV) \times S$

H = CLKX high pulse duration = (CLKGDV / 2 + 1) \times S if CLKGDV is even = (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

L = CLKX low pulse duration = (CLKGDV / 2) \times S if CLKGDV is even = (CLKGDV + 1) / 2 \times S if CLKGDV is odd or zero

The maximum transfer rate for SPI mode is limited to the above AC timing constraints.

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM $=$ FSXM $=$ FSRM $=$ 0 for slave McBSP

This parameter is not production tested.

(6) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

7.47 Switching Characteristics for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{(1)(2)}$ (see [Figure](#page-48-3) 45)

(1) $P = 1 / CPU$ clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) For all SPI slave modes, CLKG is programmed as $1/2$ of the CPU clock by setting CLKSM = CLKGDV = 1.

(3) $S =$ Sample rate generator input clock = P if CLKSM = 1 (P = 1 / CPU clock frequency)

 $=$ Sample rate generator input clock $=$ P_clks if CLKSM $=$ 0 (P_clks $=$ CLKS period)

 $T = CLKX$ period = (1 + CLKGDV) \times S

 $H = CLKX$ high pulse duration = (CLKGDV / 2 + 1) \times S if CLKGDV is even

 $=$ (CLKGDV $+$ 1) / 2 \times S if CLKGDV is odd or zero

L = CLKX low pulse duration = (CLKGDV / 2) \times S if CLKGDV is even

= (CLKGDV + 1) / 2 × S if CLKGDV is odd or zero CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM $=$ FSXM $=$ FSRM $=$ 0 for slave McBSP

(5) This parameter is not production tested.

(6) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

7.48 Switching Characteristics for DMAC Outputs

over recommended operating conditions for DMAC outputs⁽¹⁾ (see [Figure](#page-48-4) 46)

(1) $P = 1$ / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

(2) This parameter is not production tested.

7.49 Switching Characteristics for Timer Outputs

over recommended operating conditions for timer outputs⁽¹⁾ (see [Figure](#page-49-0) 47)

(1) $P = 1 / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.$

(2) This parameter is not production tested.

7.50 Switching Characteristics for Power-Down Outputs

over recommended operating conditions for power-down outputs⁽¹⁾ (see [Figure](#page-49-2) 48)

(1) $P = 1 / CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.$

(2) This parameter is not production tested.

7.51 Switching Characteristics for JTAG Test Port

over recommended operating conditions for JTAG test port (see [Figure](#page-49-1) 49)

(1) This parameter is not production tested.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

8 Parameter Measurement Information

Where: $I_{OL} = 2$ mA, $I_{OH} = 2$ mA, $V_{comm} = 2.1$ V, $C_T = 15$ -pF typical load-circuit capacitance

Figure 1. Test Load Circuit for AC Timing Measurements

8.1 Signal Transition Levels

All input and output timing parameters are referenced to 1.5 V for both 0 and 1 logic levels.

Figure 2. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{II} MAX and V_{II} MIN for input clocks, and V_{OL} MAX and V_{OH} MIN for output clocks.

Figure 3. Rise and Fall Transition Time Voltage Reference Levels

8.2 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data sheet do not include delays by board routings. As a good board design practice, always account for such delays. Timing values may be adjusted by increasing/decreasing such delays. TI recommends using the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see [Table](#page-29-1) 1 and [Figure](#page-29-2) 4).

[Figure](#page-29-2) 4 represents a general transfer between the DSP and an external device. [Figure](#page-29-2) 4 also represents board route delays and how they are perceived by the DSP and the external device.

Table 1. IBIS Timing Parameters Example (See [Figure](#page-29-2) 4)

1. Control signals include data for Writes.

2. Data signals are generated during Reads from an external device.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

Figure 8. XFCLK Timings

1. CEx stays active for 7 – the value of Read Hold cycles after the last access (DMA transfer or CPU access). For example, if read HOLD = 1, then \overline{CEx} stays active for six more cycles. This does not affect performance, it merely reflects the overhead of the EMIF.

Figure 9. Asynchronous Memory Read Timing (ARDY Not Used)

1. \overline{CEx} stays active for 7 – the value of Read Hold cycles after the last access (DMA transfer or CPU access). For example, if read HOLD = 1, then $\overline{\text{CEx}}$ stays active for six more cycles. This does not affect performance, it merely reflects the overhead of the EMIF.

Figure 10. Asynchronous Memory Read Timing (ARDY Used)

1. If no write accesses are scheduled for the next cycle and write hold is set to 1 or greater, then $\overline{\text{CEx}}$ stays active for three cycles after the value of the programmed hold period. If write hold is set to 0, then $\overline{\text{CEx}}$ stays active for four more cycles. This does not affect performance, it merely reflects the overhead of the EMIF.

1. If no write accesses are scheduled for the next cycle and write hold is set to 1 or greater, then CEx stays active for three cycles after the value of the programmed hold period. If write hold is set to 0, then \overline{CEx} stays active for four more cycles. This does not affect performance, it merely reflects the overhead of the EMIF.

Figure 12. Asynchronous Memory Write Timing (ARDY Used)

1. SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 14. SBSRAM Write Timing

1. SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 15. Three SDRAM READ Commands

during SDRAM accesses.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

1. SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

SDWE/SSWE⁽¹⁾

1. SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

1. SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 21. HOLD/HOLDA Timing

DSP Owns Bus

Cowns Bus

Cowns Bus

- 1. High group consists of: XFCLK, HOLDA
- 2. Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1
- 3. Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, CLKX2, FSX0, FSX1, FSX2, DX0, DX1, DX2, CLKR0, CLKR1, CLKR2, FSR0, FSR1, FSR2, XCE[3:0], XBE[3:0]/XA[5:2], XOE, XRE, XWE/XWAIT, XAS, XW/R, XRDY, XBLAST, XHOLD, and XHOLDA
- 4. XD[31:0] are the boot configuration pins during device reset.

Figure 22. Reset Timing

DSP Owns Bus

- 1. FIFO read (glueless) mode only available in XCE3.
- 2. XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.
- 3. XWE/XWAIT operate as the write-enable signal XWE during synchronous FIFO accesses.

- 1. XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.
- 2. XWE/XWAIT operate as the write-enable signal XWE during synchronous FIFO accesses.

Figure 25. FIFO Read Timing

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

40

2. XWE/XWAIT operate as the write-enable signal XWE during synchronous FIFO accesses.

2. $\overline{\text{XWE}}$ /XWAIT operate as the write-enable signal $\overline{\text{XWE}}$ during expansion bus asynchronous peripheral accesses.

Figure 27. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Not Used)

3. XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

1. XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

2. XWE/XWAIT operate as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

3. XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

Figure 28. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Used)

1. XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

2. XWE/XWAIT operate as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

3. XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

Figure 29. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Not Used)

- 1. XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.
- 2. XWE/XWAIT operate as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

3. XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

Figure 30. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Used)

1. XW/R input/output polarity selected at boot

2. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

- 3. XBLAST input polarity selected at boot
- 4. XRDY operates as active-low ready input/output during host-port accesses.

Figure 31. External Host as Bus Master—Read

1. XW/R input/output polarity selected at boot

2. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

- 3. XBLAST input polarity selected at boot
- 4. XRDY operates as active-low ready input/output during host-port accesses.

Figure 32. External Host as Bus Master—Write

- 1. XW/R input/output polarity selected at boot
- 2. XBLAST output polarity is always active low.
- 3. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.
- 4. XWE/XWAIT operate as XWAIT output signal during host-port accesses.

Figure 33. C62x as Bus Master—Read

- 1. XW/R input/output polarity selected at boot
- 2. XBLAST output polarity is always active low.
- 3. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.
- 4. XWE/XWAIT operate as XWAIT output signal during host-port accesses.

Figure 34. C62x as Bus Master—Write

- 2. XBLAST output polarity is always active low.
- 3. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.
- 4. Internal arbiter enabled
- 5. External arbiter enabled

NOTE: This diagram illustrates XBOFF timing. [Figure](#page-46-0) 38 and [Figure](#page-47-0) 39 show bus arbitration timing.

Figure 35. C62x as Bus Master—BOFF Operation

1. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

2. XW/R input/output polarity selected at boot

- 1. XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.
- 2. XW/R input/output polarity selected at boot

Figure 41. FSR Timing When GSYNC = 1

EXAS STRUMENTS

9 Detailed Description

9.1 Functional Block Diagram

A. For additional details on the PLL clock module and specific options for the C6203 device, see *[Characteristics](#page-3-0) of the [C6203](#page-3-0) DSP* and *[Clock](#page-56-0) PLL*.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

NSTRUMENTS

Texas

9.2 Feature Description

9.2.1 Signal Groups Description

Figure 50. CPU (DSP Core) Signals

Figure 51. Peripheral Signals

Figure 52. Peripheral Signals (continued)

9.2.2 CPU (DSP Core) Description

The CPU fetches VelociTI advanced VLIW (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see *[Functional](#page-50-0) Block Diagram* and [Figure](#page-55-0) 53). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. Register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle. Register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most instructions can access any of the 32 registers. However, some registers are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically true). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are linked together by 1 bits in the least significant bit (LSB) position of the instructions. The instructions that are chained together for simultaneous execution (up to eight in total) compose an execute packet. A 0 in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the 256-bit-wide fetchpacket boundary, the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, halfword, or word-addressable.

Figure 53. SMJ320C62x CPU (DSP Core) Data Paths

9.2.3 Clock PLL

Most of the internal C6203 clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. [Figure](#page-56-1) 54, and [Table](#page-64-0) 3 through Table 17 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. [Figure](#page-57-1) 55 shows the external PLL circuitry for a system with *only* x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6203 device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. Observe the minimum CLKIN rise and fall times. For the input clock timing requirements, see the input and output clocks in *[Specifications](#page-11-0)*. [Table](#page-56-2) 2 lists some examples of compatible CLKIN external clock sources:

COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)	PART NUMBER	MANUFACTURER
Oscillators	JITO-2	Fox Electronix
	STA series, ST4100 series	SaRonix Corporation
	SG-636	Epson America
	342	Corning Frequency Control
PLL	MK1711-S, ICS525-02	Integrated Circuit Systems

Table 2. Compatible CLKIN External Clock Sources

- (1) For the PLL options and CLKMODE pins setup, see [Table](#page-57-0) 3 and [Table](#page-64-0) 17.
- (2) Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000 DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
- (3) For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
- (4) The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.

Figure 54. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode

- (1) For a system with **only** PLL x1 (bypass) mode, short the PLLF to PLLG.
- (2) The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.

Figure 55. External PLL Circuitry for x1 (Bypass) PLL Mode Only

(1) $f(CPU Clock) = f(CLKIN) \times (PLL mode)$

9.3 Register Maps

9.3.1 Memory Map Summary

[Table](#page-58-0) 4 shows the memory map address ranges of the C6203 device. The C6203 device has the capability of a MAP 0 or MAP 1 memory block configuration. These memory block configurations are set up at reset by the boot configuration pins (generically called BOOTMODE[4:0]). For the C6203 device, the BOOTMODE configuration is handled, at reset, by the expansion bus module (specifically XD[4:0] pins). For more detailed information on the C6203 device settings, which include the device boot mode configuration at reset and other device-specific configurations, see the *TMS320C6000 Peripherals Reference Guide* ([SPRU190](http://www.ti.com/lit/pdf/SPRU190)) for information regarding boot configuration.

Table 4. 320C6203 Memory Map Summary

9.3.2 Peripheral Register Descriptions

[Table](#page-59-0) 5 through [Table](#page-62-0) 14 identify the peripheral registers for the C6203 device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names, and their descriptions, see the *TMS320C6000 Peripherals Reference Guide* ([SPRU190](http://www.ti.com/lit/pdf/SPRU190)).

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) SGUS033A –FEBRUARY 2002–REVISED MAY 2016 **www.ti.com**

Table 5. EMIF Registers

Table 6. DMA Registers

STRUMENTS

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203) www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

HEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS 0188 0000

XBGC | Expansion bus global control register 0188 0004 XCECTL1 XCE1 space control register Corresponds to expansion bus XCE0 memory space: [4000 0000 − 4FFF FFFF] 0188 0008 XCECTL0 XCE0 space control register Corresponds to expansion bus XCE1 memory space: [5000 0000 − 5FFF FFFF] 0188 000C XBHC | Expansion bus host port interface control register DSP read/write access only 0188 0010 XCECTL2 XCE2 space control register Corresponds to expansion bus XCE2 memory space: [6000 0000 − 6FFF FFFF] 0188 0014 XCECTL3 XCE3 space control register Corresponds to expansion bus XCE3 memory space: [7000 0000 − 7FFF FFFF] 0188 0018 **−** Reserved 0188 001C − Reserved 0188 0020 XBIMA Expansion bus internal master address register DSP read/write access only 0188 0024 XBEA Expansion bus external address register DSP read/write access only 0188 0028 − 018B FFFF | – – | Reserved − XBISA Expansion bus internal slave address − XBD Expansion bus data

Table 7. Expansion Bus Registers

Table 8. Interrupt Selector Registers

Table 9. Peripheral Power-Down Control Register

Table 10. McBSP 0 Registers

Copyright © 2002–2016, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SGUS033A&partnum=SMJ320C6203) Feedback*

ISTRUMENTS

Texas

Table 10. McBSP 0 Registers (continued)

Table 11. McBSP 1 Registers

Table 12. McBSP 2 Registers

Table 13. Timer 0 Registers

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

www.ti.com SGUS033A –FEBRUARY 2002–REVISED MAY 2016

Table 14. Timer 1 Registers

The C6203 DMA supports up to four independent programmable DMA channels, plus an auxiliary channel used for servicing the HPI module. The four main DMA channels can be read/write synchronized based on the events shown in [Table](#page-62-1) 15. Selection of these events is done by the RSYNC and WSYNC fields in the Primary Control registers of the specific DMA channel. For more detailed information on the DMA module, associated channels, and event-synchronization, see the *TMS320C6000 Peripherals Reference Guide* ([SPRU190\)](http://www.ti.com/lit/pdf/SPRU190).

Table 15. 320C6203 DMA Synchronization Events

9.3.3 Interrupt Sources and Interrupt Selector

The C62x DSP core supports 16 prioritized interrupts, which are listed in [Table](#page-63-0) 16. The highest-priority interrupt is INT_00 (dedicated to RESET) while the lowest-priority interrupt is INT_15. The first four interrupts (INT_00 to INT_03) are non-maskable and fixed. The remaining interrupts (INT_04 to INT_15) are maskable and default to the interrupt source specified in [Table](#page-63-0) 16. The interrupt source for interrupts 4 to 15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

Table 16. C6203 DSP Interrupts

(1) Interrupts INT_00 through INT_03 are non-maskable and fixed.

(2) Interrupts INT_04 through INT_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. [Table](#page-63-0) 16 shows the default interrupt sources for Interrupts INT_04 through INT_15. For more detailed information on interrupt sources and selection, see the *TMS320C6000 Peripherals Reference Guide* ([SPRU190](http://www.ti.com/lit/pdf/SPRU190)).

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Typical Application

10.1.1 Detailed Design Procedure

See the component selection in [Table](#page-64-0) 17.

(1) Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

11 Power Supply Recommendations

11.1 Power-Supply Sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

11.2 System-Level Design Considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

11.3 Power-Supply Design Considerations

For systems using the C6000 DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP and is corrected after the CPU detects an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns after the I/O power supply is turned on and the CPU detects a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plugin power modules, can be used to eliminate the delay between core and I/O power up. See the *Using the TPS56300 to Power DSPs* application report ([SLVA088\)](http://www.ti.com/lit/pdf/SLVA088). A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications using the C6000 platform of DSPs, the PCB should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Development Support

TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000 DSP-based applications:

12.1.2.1 Software Development Tools

Code Composer Studio™ Integrated Development Environment (IDE) including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

12.1.2.2 Hardware Development Tools

Extended Development System (XDS™) Emulator (supports C6000 DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* [\(SPRU011\)](http://www.ti.com/lit/pdf/SPRU011) contains information about developmentsupport products for all TMS320 DSP family member devices, including documentation. See this document for further information on TMS320 DSP documentation or any TMS320 DSP support products from Texas Instruments. An additional document, the TMS320 Third-Party Support Reference Guide (SPRU052), contains information about TMS320 DSP-related products from other companies in the industry. To receive TMS320 DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the Texas Instruments web site at www.ti.com and select "Find Development Tools". For device-specific tools, under "Semiconductor Products" select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

12.1.3 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all SMJ320 DSP devices and support tools. Each SMJ320 DSP commercial family member has one of three prefixes: SMX, SM, or SMJ. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (SMX/TMDX) through fully qualified production devices/tools (SMJ/TMDS).

Device development evolutionary flow:

- **SMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **SM** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **SMJ** Fully qualified production device processed to MIL-PRF-38535

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

Device Support (continued)

TMDS Fully qualified development-support product

SMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

SMJ devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (SMX or SM) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLP), the temperature range, and the device speed range in megahertz (for example, 20 is 200 MHz).

[Figure](#page-67-0) 56 provides a legend for reading the complete device name. For the C6203 device orderable part numbers (P/Ns), see the Texas Instruments web site at www.ti.com, or contact the nearest TI field sales office, or authorized distributor.

Figure 56. SMJ320C6000 DSP Platform Device Nomenclature

12.2 Documentation Support

12.2.1 Related Documentation

Extensive documentation supports all SMJ320 DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000 DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* [\(SPRU189\)](http://www.ti.com/lit/pdf/SPRU189) describes the C6000 CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* [\(SPRU190\)](http://www.ti.com/lit/pdf/SPRU190) describes the functionality of the peripherals available on the C6000 DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus, peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

Documentation Support (continued)

The *TMS320C6000 Technical Brief* ([SPRU197\)](http://www.ti.com/lit/pdf/SPRU197) gives an introduction to the TMS320C62x/TMS320C67x devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio™ IDE. For a complete listing of the latest C6000 DSP documentation, visit the Texas Instruments website at www.ti.com.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

SMJ320C62x, VelociTI, C62x, C6000, Code Composer Studio, DSP/BIOS, XDS, E2E are trademarks of Texas Instruments.

Windows is a registered trademark of Microsoft Corporation.

Motorola is a registered trademark of Motorola Trademark Holdings, LLC.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

[SMJ320C6203](http://www.ti.com/product/smj320c6203?qgpn=smj320c6203)

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS NSTRUMENTS

TRAY

www.ti.com 25-Sep-2024

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal
MECHANICAL DATA

MCBG004A – SEPTEMBER 1998 – REVISED JANUARY 2002

GLP (S-CBGA-N429) CERAMIC BALL GRID ARRAY

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-156
- D. Flip chip application only

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated