







**SN74AHCT1G126-Q1** 

SCLS505D - MAY 2003 - REVISED OCTOBER 2023

# SN74AHCT1G126-Q1 Automotive Single Bus Buffer Gate with 3-State Output

#### 1 Features

- Qualified for Automotive Applications
- Operating Range of 3 V to 5.5 V
- Max t<sub>pd</sub> of 6 ns at 5 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 5 V
- Inputs Are TTL-Voltage Compatible

# 2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

## 3 Description

The SN74AHCT1G126 is a single bus buffer gate/line driver with 3-state output.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)	
SN74AHCT1G126-	DBV (SOT-23, 5)	2.9 mm x 2.8 mm	2.9 mm x 1.6 mm	
Q1	DCK (SOT-SC70, 5)	2 mm x 2.1 mm	2 mm × 1.25 mm	

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length x width) is a nominal value and does not include pins.




Figure 3-1. Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	8.2 Functional Block Diagram	. 8
2 Applications1	8.3 Device Functional Modes	
3 Description1	9 Application and Implementation	. 9
4 Revision History2	9.1 Application Information	. 9
5 Pin Configuration and Functions3	9.2 Typical Application	. 9
6 Specifications4		11
6.1 Absolute Maximum Ratings4	9.4 Layout	
6.2 ESD Ratings4	10 Device and Documentation Support	12
6.3 Recommended Operating Conditions4	10.1 Documentation Support (Analog)	
6.4 Thermal Information5	10.2 Receiving Notification of Documentation Updates	12
6.5 Electrical Characteristics5	10.3 Support Resources	
6.6 Switching Characteristics, V <sub>CC</sub> = 3 V ± 0.3 V5	10.4 Trademarks	12
6.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	10.5 Electrostatic Discharge Caution	12
6.8 Operating Characteristics6	10.6 Glossary	12
7 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
8 Detailed Description8	Information	12
8.1 Overview8		
4 Revision History		
Changes from Revision C (February 2008) to Revisi	ion D (October 2023) Pag	jе
Added Applications section		. 1
	tions section	
	A = 278.0 °C/W	
	210.0 0/11.	
- Added Application and Implementation section		. 5
Changes from Revision B (February 2008) to Revisi	ion C (July 2023) Pag	је
Added Package Information table, Pin Functions tab	ole, ESD Ratings table, Thermal Information table, Devic	е
Functional Modes Device and Documentation Supr	port section, and Mechanical Packaging, and Orderable	

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# **5 Pin Configuration and Functions**




Figure 5-1. DBV Package, SOT-23; DCK Package, 5-Pin SOT SC-70 (Top View)

	PIN		PIN		DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION				
1	OE	I	Output Enable				
2	A	I	Input A				
3	GND	_	Ground Pin				
4	Y	0	Output Y				
5	V <sub>CC</sub>	_	Power Pin				



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	7	V
V <sub>O</sub> (2)	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM) <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged device model (CDM)	±1000	<b>V</b>

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over recommended operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		3	5.5	V	
V	High-level input voltage	V <sub>CC</sub> = 3.0 V	1.4		V	
V <sub>IH</sub>	Tilgii-level iliput voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2		V	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3.0 V		0.53	V	
	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		0.8	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
I <sub>OH</sub>	High-level output current			-8	mA	
I <sub>OL</sub>	Low-level output current			8	mA	
Δt/Δν	Input transition rise or fall rate			20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74AHCT1G126-Q1

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **6.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SC-70)	UNIT	
	THERMAL METRIC"		5 PINS	UNII	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278.0	293.4	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	TEST COMPITIONS		V <sub>cc</sub>	T <sub>A</sub> = 25°C			MIN	MAY	UNIT
PARAMETER	( IESI	TEST CONDITIONS			MIN	TYP	MAX	IVIIIN	MAX	UNII
	I - 50A			3 V	2.9	3		2.9		
\	I <sub>OH</sub> = -50 μA			4.5 V	4.4	4.5		4.4		V
V <sub>OH</sub>	I <sub>OH</sub> = -4 mA			3 V	2.58			2.34		V
	I <sub>OH</sub> = -8 mA			4.5 V	3.94			3.66		
	I <sub>OL</sub> = 50 μA			3 V and 4.5 V			0.1		0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA			3 V			0.36		0.52	V
	I <sub>OL</sub> = 8 mA			4.5 V			0.36		0.52	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND			0 V to 5.5 V			±0.1		±1	μΑ
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND			5.5 V			±0.25		±2.5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0,	OE high or low	3 V and 5.5 V			1		10	μΑ
ΔI <sub>CC</sub> (1)	One input at 3.4 V,	Other in	put at V <sub>CC</sub> or GND	5.5 V			1.35		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	V <sub>I</sub> = V <sub>CC</sub> or GND				4	10		10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND			5 V		10				pF

<sup>(1)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .

# 6.6 Switching Characteristics, $V_{CC}$ = 3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	(OUTPUT) LOAD		= 25°C		MIN MAX	UNIT	
PARAMETER	PROW (INPOT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIII IVIAA	ONIT	
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 15 pF		5.6	8	12	ns	
t <sub>PHL</sub>			OL = 13 pi		5.6	8	12	113	
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF		5.4	8	11.5	ns	
t <sub>PZL</sub>	OL	ı	CL = 13 pr		5.4	8	11.5	115	
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF		6.5	9.7	14.5	ns	
t <sub>PLZ</sub>	OL .	ı	CL = 13 pr		6.5	9.7	14.5	115	
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 50 pF		8.1	11.5	16	no	
t <sub>PHL</sub>	^	T	CL = 50 pr		8.1	11.5	16	ns	
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF		7.9	11.5	15		
t <sub>PZL</sub>	OL	ı	CL = 30 pr		7.9	11.5	15	ns	
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF		8	13.2	18	ns	
t <sub>PLZ</sub>	) OE	ľ	CL = 50 pr		8	13.2	18	115	

Copyright © 2023 Texas Instruments Incorporated



# 6.7 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T,	<sub>A</sub> = 25°C		MIN MAX	UNIT
PARAMETER	PROW (INPUT)	10 (001701)	TO (OUTFUT) LOAD CAPACITANCE		TYP	MAX	IVIIN IVIA	UNII
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 15 pF		3.8	5.5	8.	ns
t <sub>PHL</sub>		ı	OL - 13 pr		3.8	5.5	8.8	5 115
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 15 pF		3.6	5.1	7.	ns
t <sub>PZL</sub>	OL .	ı	C <sub>L</sub> = 13 μr		3.6	5.1	7.	5 115
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 15 pF		4.8	6.8	10	) ns
t <sub>PLZ</sub>	OE .	ı	CL = 15 pr		4.8	6.8	10	) 115
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF		5.3	7.5	10.	ns
t <sub>PHL</sub>		ı	CL = 50 pr		5.3	7.5	10.	5
t <sub>PZH</sub>	OE	Y	C = 50 pF		5.1	7.1	9.	
t <sub>PZL</sub>	) UE	r	C <sub>L</sub> = 50 pF		5.1	7.1	9.	ns
t <sub>PHZ</sub>	OE	Υ	C = 50 pE		7	8.8	1:	
t <sub>PLZ</sub>	) OE	r	C <sub>L</sub> = 50 pF		7	8.8	1:	ns 2

# **6.8 Operating Characteristics**


 $V_{CC}$  = 5 V,  $T_A$  = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	14	pF

Product Folder Links: SN74AHCT1G126-Q1



### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



# **8 Detailed Description**

## 8.1 Overview

The SN74AHCT1G126 is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is low. When OE is high, true data is passed from the A input to the Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

## 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Device Functional Modes

**Table 8-1. Function Table** 

INP	UTS	OUTPUT				
OE	Α	Y				
Н	Н	Н				
Н	L	L				
L	X	Z				

Product Folder Links: SN74AHCT1G126-Q1

Copyright © 2023 Texas Instruments Incorporated

## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

In this application, a buffer with a 3-state output is used to disable a data signal as shown in the *Typical Application Block Diagram*.

## 9.2 Typical Application




Figure 9-1. Typical Application Block Diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHCT1G126-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHCT1G126-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHCT1G126-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHCT1G126-Q1 can drive a load with total resistance described by  $R_L \ge V_O$  /  $I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHCT1G126-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the Feature Description section for additional information regarding the inputs for this device.

### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHCT1G126-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

#### 9.2.3 Application Curves




Figure 9-2. Application Timing Diagram

Submit Document Feedback

### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

## 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

### 9.4.2 Layout Example




Figure 9-3. Example Layout for the SN74AHCT1G126-Q1

# 10 Device and Documentation Support

## 10.1 Documentation Support (Analog)

#### 10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHCT1G126- Q1	Click here	Click here	Click here	Click here	Click here	

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHCT1G126-Q1

www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CAHCT1G126DBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	39AH	Samples
CAHCT1G126QDCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNU	Samples
CAHCT1G126QDCKRG4Q	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNS	Samples
CAHCT1G126QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHCT1G126-Q1:

Catalog: SN74AHCT1G126

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT1G126DBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
CAHCT1G126QDCKRG4	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
CAHCT1G126QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 25-Sep-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT1G126DBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
CAHCT1G126QDCKRG4	SC70	DCK	5	3000	190.0	190.0	30.0
CAHCT1G126QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated