

SCES097H-APRIL 1997-REVISED SEPTEMBER 2004

DBB PACKAGE

(TOP VIEW)

#### FEATURES

- Member of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Diodes on Inputs Clamp Overshoot
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### DESCRIPTION

This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V  $V_{\rm CC}$  operation.

Diodes to  $V_{\text{CC}}$  have been added on the inputs to clamp overshoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The outputs, which are designed to sink up to 12 mA, include equivalent  $26 \cdot \Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, the output-enable ( $\overline{OE}$ ) input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	I		Π		
2Y2	Γ	1	U	80	1Y3
1Y2	Γ	2		79	2Y3
GND	Γ	3		78	GND
2Y1	Π	4		77	1Y4
1Y1	Π	5		76	2Y4
V <sub>CC</sub>	Π	6		75	V <sub>CC</sub>
A1	Π	7		74	1Y5
A2	Γ	8		73	2Y5
GND	Π	9		72	GND
A3	Γ	10		71	1Y6
A4	Ε	11		70	2Y6
GND	Π	12		69	GND
A5	Γ	13		68	1Y7
A6	Γ	14		67	2Y7
V <sub>CC</sub>	Γ	15		66	V <sub>CC</sub>
A7	D	16		65	1Y8
A8	Γ	17		64	2Y8
GND	Γ	18		63	GND
A9	Π	19		62	1Y9
OE1	Π	20		61	2Y9
OE2	Π	21		60	1Y10
A10	Π	22		59	2Y10
GND	Γ	23		58	GND
A11		24		57	1Y11
A12		25		56	2Y11
$V_{CC}$	Π	26		55	V <sub>CC</sub>
A13	C	27		54	1Y12
A14		28		53	2Y12
GND	Π	29		52	GND
A15	Π	30		51	1Y13
A16	Π	31		50	2Y13
GND	٥	32		49	GND
A17	Ц	33		48	1Y14
A18	Ц	34		47	2Y14
$V_{CC}$	Ц	35		46	V <sub>CC</sub>
2Y18	Q	36		45	1Y15
1Y18	Ц	37		44	2Y15
GND	Ц	38		43	GND
2Y17	Ц	39		42	1Y16
1Y17	Q	40		41	2Y16



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


SCES097H-APRIL 1997-REVISED SEPTEMBER 2004



#### **FUNCTION TABLE**

	INPUTS		OUT	OUTPUTS				
OE1	OE2	Α	1Yn	2Yn				
L	Н	Н	Н	Z				
L	н	L	L	Z				
н	L	Н	Z	Н				
н	L	L	Z	L				
L	L	Н	н	Н				
L	L	L	L	L				
Н	н	Х	Z	Z				

#### LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>			-0.5	4.6	V
Vo	Output voltage range <sup>(2)(3)</sup>			-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
I <sub>O</sub>	Continuous output current				±50	mA
	Continuous current through each $V_{CC}$ or GND				±100	mA
$\theta_{JA}$	A Package thermal impedance <sup>(4)</sup>				64	°C/W
T <sub>stg</sub>	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES097H-APRIL 1997-REVISED SEPTEMBER 2004

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT		
$V_{CC}$	Supply voltage		2.3	3.6	V		
V	High lovel input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		v		
V	Low lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V		
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v		
VI	Input voltage		0	$V_{CC}$	V		
Vo	Output voltage		0	$V_{CC}$	V		
		V <sub>CC</sub> = 2.3 V		-6			
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-8	mA		
		$V_{CC} = 3 V$		-12			
		$V_{CC} = 2.3 V$		6			
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		8	mA		
		$V_{CC} = 3 V$					
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES097H-APRIL 1997-REVISED SEPTEMBER 2004

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT	
N/	I <sub>I</sub> = -18 mA		2.3 V		-1.2	V	
V <sub>IK</sub>	l <sub>l</sub> = 18 mA		2.3 V		V <sub>CC</sub> + 1.2	v	
	I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			
	I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
	L 6 m A	V <sub>IH</sub> = 1.7 V	2.3 V	1.7		V	
V <sub>OH</sub>	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 2 V	3 V	2.4		v	
	I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2			
	I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2			
	I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V		0.2		
	$I_{OL} = 4 \text{ mA},$	V <sub>IL</sub> = 0.7 V	2.3 V		0.4		
V <sub>OL</sub>	L 6 m/	V <sub>IL</sub> = 0.7 V	2.3 V		0.55	V	
	$I_{OL} = 6 \text{ mA}$	V <sub>IL</sub> = 0.8 V	3 V		0.55	v	
	I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V		0.6		
	I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V		0.8		
I <sub>I</sub>	$V_{I} = V_{CC}$ or GND		3.6 V		±5	μΑ	
	V <sub>1</sub> = 0.7 V		2.3 V	45			
	V <sub>I</sub> = 1.7 V		2.3 V	-45			
I <sub>I(hold)</sub>	V <sub>I</sub> = 0.8 V		3 V	75		μA	
	V <sub>1</sub> = 2 V		3 V	-75			
	$V_{I} = 0$ to 3.6 V <sup>(2)</sup>		3.6 V		±500		
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND		3.6 V		±10	μΑ	
I <sub>cc</sub>	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V		40	μΑ	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA	
Control inputs	outs			5.5	pF		
C <sub>i</sub> Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V	7	7		
C <sub>o</sub> Outputs	$V_0 = V_{CC}$ or GND		3.3 V	7.5		pF	
				1			

7 Texas struments

www.ti.com

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



SCES097H-APRIL 1997-REVISED SEPTEMBER 2004

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	Y	1.2	3.8		4	1.7	3.5	ns
t <sub>en</sub>	ŌĒ	Y	1	5.7		5.7	1	4.8	ns
t <sub>dis</sub>	ŌĒ	Y	1	4.9		5.4	1.7	5.2	ns


### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

PARAMETER				CONDITIONS	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
~	Power dissipation capacitance	All outputs enabled	0 0		49	53	- 5
C <sub>pd</sub>	per bit (two outputs switching)	All outputs disabled	$C_{L} = 0,$	f = 10 MHz	6	7.5	pF



SCES097H-APRIL 1997-REVISED SEPTEMBER 2004




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 1. Load Circuit and Voltage Waveforms



SCES097H-APRIL 1997-REVISED SEPTEMBER 2004

#### PARAMETER MEASUREMENT INFORMATION $V_{cc}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. D. The outputs are measured one at a time, with one transition per measurement. E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.

  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCHS162830GR	ACTIVE	TSSOP	DBB	80	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHS162830	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCHS162830GR	TSSOP	DBB	80	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCHS162830GR	TSSOP	DBB	80	2000	367.0	367.0	45.0


## **DBB0080A**



## **PACKAGE OUTLINE**

## **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153, Variation FF.




# DBB0080A

# **EXAMPLE BOARD LAYOUT**

## TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# DBB0080A

# **EXAMPLE STENCIL DESIGN**

## TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated