
SCES331A - APRIL 2000 - REVISED APRIL 2002

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low **Static-Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V** Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **High Drive**
 - A Port = -12/12 mA at 3.3-V V_{CC}
 - B port = -32/64 mA at 3.3-V V_{CC}
- Ioff and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- A-Port Outputs Have Equivalent 30- Ω Series Resistors, So No External Resistors Are Required
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per **JESD 78, Class II**

SN54ALVTH162245 . . . WD PACKAGE SN74ALVTH162245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



description

The 'ALVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $30-\Omega$ series resistors to reduce overshoot and undershoot.

These devices are fully specified for hot-insertion applications using $I_{
m off}$ and power-up 3-state. The $I_{
m off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments




SCES331A - APRIL 2000 - REVISED APRIL 2002

description (continued)

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN74ALVTH162245 . . . GQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	Vcc	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCC	VCC	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>

NC - No internal connection

ORDERING INFORMATION

TA	T _A PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tape and reel	SN74ALVTH162245LR	ALVTH162245
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVTH162245GR	ALVTH162245
-40 C to 65 C	TVSOP – DGV	Tape and reel	SN74ALVTH162245VR	VT2245
	VFBGA – GQL	Tape and reel	SN74ALVTH162245QR	
–55°C to 125°C	C CFP – WD Tube		SNJ54ALVTH162245WD	SNJ54ALVTH162245WD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each 8-bit section)


INP	UTS	OBERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	Isolation				



SCES331A - APRIL 2000 - REVISED APRIL 2002

logic diagram (positive logic)





Pin numbers shown are for the DGG, DGV, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

. −0.5 V to 4.6 V
–0.5 V to 7 V
–0.5 V to 7 V
–0.5 V to 7 V
96 mA
128 mA
–48 mA
–64 mA
±100 mA
–50 mA
–50 mA
70°C/W
58°C/W
63°C/W
42°C/W
–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCES331A - APRIL 2000 - REVISED APRIL 2002

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	62245	SN74	ALVTH1	62245	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNII
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7			1.7			V
V _{IL}	Low-level input voltage				0.7			0.7	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
lau	High-level output current (A port)			À	-6			-8	mA
ЮН	High-level output current (B port)			94	-6			-8	IIIA
	Low-level output current (A port)			6	6			12	
lOL	Low-level output current (B port)			3	6			8	mA
I OL	Low-level output current; current duty cycle \leq 50%; f \geq 1 kHz (B port)		Ad		18			24	III/X
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	62245	SN74	ALVTH1	62245	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNII
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
VI	Input voltage		0	Vcc	5.5	0	Vcc	5.5	V
lou	High-level output current (A port)			Ä	-8			-12	mA
ЮН	High-level output current (B port)			0,00	-24			-32	IIIA
	Low-level output current (A port)			6	8			12	
loL	Low-level output current (B port)			3	24			32	mA
,OL	Low-level output current; current duty cycle \leq 50%; f \geq 1 kHz (B port)		Ad		48			64	1117 (
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES331A - APRIL 2000 - REVISED APRIL 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DA	DAMETED	TEST O	ONDITIONS	SN54/	ALVTH1	62245	SN74ALVTH162245		UNIT	
PA	ARAMETER	lESI C	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
VIK		$V_{CC} = 2.3 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.	.2		VCC-0	.2		
	A port	V 22V	I _{OH} = -6 mA	1.7						
V		V _{CC} = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.7			V
VOH		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OH} = -100 μA	VCC-0	2		VCC-0	.2		V
	B port	vort $V_{CC} = 2.3 \text{ V}$	I _{OH} = -6 mA	1.7						
		VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.7			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
	A port	V _{CC} = 2.3 V	I _{OL} = 6 mA			0.4				
		VCC = 2.3 V	I _{OL} = 12 mA						0.4	
VOL		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			₹ 0.2			0.2	V
۷OL			I _{OL} = 6 mA		71,	0.4		v		
	B port	V _{CC} = 2.3 V	I _{OL} = 8 mA		PA	7			0.4	
		VCC = 2.3 V	I _{OL} = 18 mA		1	0.5				
			I _{OL} = 24 mA		2				0.5	
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = GND$		5	±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V	Q		10			10	
IĮ			V _I = 5.5 V			20			20	1
	A or B ports	A or B ports $V_{CC} = 2.7 \text{ V}$	$V_I = V_{CC}$			1			1	
			V _I = 0			- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	$V_{I} = 0.7 V$		115			115		μΑ
I _{BHH} §		$V_{CC} = 2.3 \text{ V},$	V _I = 1.7 V		-10			-10		μΑ
^I BHLO	T	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300			300			μΑ
Івнно) [#]	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ
{IEX}		$V{CC} = 2.3 \text{ V},$	V _O = 5.5 V			125			125	μΑ
loz(PL	J/PD) [*]	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	/ to V _{CC} , = don't care			±100			±100	μΑ
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
ICC	$I_{O}=0$,	$I_{O} = 0$,	Outputs low		2.3	4.5		2.3	4.5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF
Cio		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		8			8		pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 $[\]P$ An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

Current into an output in the high state when VO > VCC

^{*}High-impedance state during power up or power down

SCES331A - APRIL 2000 - REVISED APRIL 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DA.	DAMETER	TEST OF	ONDITIONS	SN54	ALVTH1	62245	SN74	ALVTH16	2245	UNIT
PA	RAMETER	IEST C	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
VIK		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		VCC-0	.2		
	A port	V _{CC} = 3 V	$I_{OH} = -8 \text{ mA}$	2						
Vон		v.C.C = 2 ∧	$I_{OH} = -12 \text{ mA}$				2			V
VOH		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0	.2		VCC-0	.2		V
	B port	V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu A$			0.2			0.2	
	A port	V _{CC} = 3 V	$I_{OL} = 8 \text{ mA}$?				
	VCC = 3 V	$I_{OL} = 12 \text{ mA}$						8.0		
VOL		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	V
VOL			I _{OL} = 24 mA			0.5				V
	B port	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$			3		0.5		
		VCC = 3 V	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA		Q.				0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		6	±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		20	10			10	
Ц		or B ports V _{CC} = 3.6 V	V _I = 5.5 V	8	,	20			20	μΑ
	A or B ports		$V_I = V_{CC}$	Q		1			1	
			V _I = 0			- 5			– 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ
I _{BHL} ‡		$V_{CC} = 3 V$,	V _I = 0.8 V	75			75			μΑ
I _{BHH} §		$V_{CC} = 3 V$,	V _I = 2 V	-75			-75			μΑ
IBHLO	Ī	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	500			500			μΑ
Івнно ^і	#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	-500			-500			μΑ
{IEX}		$V{CC} = 3 V$,	V _O = 5.5 V			125			125	μΑ
I _{OZ(PU}	//PD) [*]	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}} \text{ V}$ V _I = GND or V _{CC} , $\overline{\text{OE}}$ =	/ to V _{CC} , : don't care			±100			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
Icc		$I_{O} = 0$,	Outputs low		3.2	5		3.2	5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1	
Δlcc		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or 0				0.2			0.2	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5			3.5		pF
C _{io}		$V_{CC} = 3.3 \text{ V},$	V _O = 3.3 V or 0		8			8		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[☐] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 $[\]P$ An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

Current into an output in the high state when VO > VCC

^{*}High-impedance state during power up or power down

SCES331A - APRIL 2000 - REVISED APRIL 2002


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALV	TH162245	SN74ALV	TH162245	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII	
t _{PLH}	А	В	0.3	3.6	0.3	3.6	ns	
t _{PHL}	Α	В	0.5	3.5	0.5	3.5	115	
^t PLH	В	А	1.1	4.3	1.1	4.3	nc	
^t PHL	В	^	1.1	3.8	1.1	3.8	ns	
^t PZH	ŌĒ	ŌĒ A		5.6	2	5.6	no	
^t PZL	OE	A	1.8	4.4	1.8	4.4	ns	
^t PZH	ŌĒ	В	1.5	5.1	1.5	5.1	ns	
^t PZL	OE	В	1.5	4.1	1.5	4.1	115	
t _{PHZ}	ŌĒ	А	1.9	4.9	1.9	4.9	ns	
t _{PLZ}	OE .	٨	1.5	4.3	1.5	4.3	115	
^t PHZ	ŌĒ	В	1.9	4.8	1.9	4.8	ne	
t _{PLZ}	OE .	OE B	1.5	4.1	1.5	4.1	ns	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)


DADAMETED	FROM	то	SN54ALV	TH162245	SN74ALV	TH162245	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MIN MAX		MAX	UNIT
^t PLH	A	В	0.5	3.1	0.5	3.1	ne
^t PHL		Ь	0.5	3	0.5	3	ns
^t PLH	В	А	1	3.7	1	3.7	ne
^t PHL]	, A	1	3.4	1	3.4	ns
^t PZH	ŌĒ	А		4.7	1.4	4.7	20
^t PZL] OE	^	1.4	3.9	1.4	3.9	ns
^t PZH	OE	В	1,5	3.8	1	3.8	ns
^t PZL		В	0.7	3.4	0.7	3.4	115
^t PHZ	ŌĒ	А	2.4	5	2.4	5	ns
^t PLZ]		2.6	4.9	2.6	4.9	115
^t PHZ	ŌĒ	В	2.4	4.7	2.4	4.7	ne
^t PLZ]		2.3	4.8	2.3	4.8	ns

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
tPHZ/tPZH	GND

V _{CC}	CL	RL	$v_{\scriptscriptstyle\Delta}$
2.5 V ±0.2 V	30 pF	500 Ω	0.15 V
3.3 V ±0.3 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVTH162245DL	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	ALVTH162245	
SN74ALVTH162245GR	OBSOLETE	TSSOP	DGG	48		TBD	Call TI	Call TI	-40 to 85	ALVTH162245	
SN74ALVTH162245LR	OBSOLETE	SSOP	DL	48		TBD	Call TI	Call TI	-40 to 85	ALVTH162245	
SN74ALVTH162245VR	OBSOLETE	TVSOP	DGV	48		TBD	Call TI	Call TI	-40 to 85	VT2245	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated