







SN74LV125A SCES1240 – DECEMBER 1997 – REVISED MAY 2022

SN74LV125A Quadruple Bus Buffer Gates With 3-State Outputs

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 4000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

2 Applications


- Flow Meters
- Solid State Drives (SSDs): Enterprise
- Power Over Ethernet (PoE)
- Programmable Logic Controllers
- Motor Drives and Controls
- Electronic Points of Sale


3 Description

The SN74LV125A quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

Device Information								
PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)						
	DGV (TVSOP, 14)	3.60 mm x 4.40 mm						
	D (SOIC, 14)	8.65 mm × 3.90 mm						
SN74LV125A	NS (SO, 14)	10.20 mm x 5.30 mm						
	DB (SSOP, 14)	6.20 mm x 5.30 mm						
	PW (TSSOP, 14)	5.00 mm x 4.40 mm						

For all available packages, see the orderable addendum at the end of the data sheet.





Simplified Schematic



Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Pin Configuration and Functions	
Pin Functions3	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings4	
6.3 Recommended Operating Conditions5	
6.4 Thermal Information5	
6.5 Electrical Characteristics6	
6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V6	
6.7 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V6	
6.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$ 7	
6.9 Noise Characteristics7	
6.10 Operating Characteristics7	
6.11 Typical Characteristics7	
7 Parameter Measurement Information8	


8 Detailed Description	9
8.1 Overview	9
8.2 Functional Block Diagram	
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Related Links	
12.2 Trademarks	
12.3 Electrostatic Discharge Caution	
12.4 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	12

4 Revision History

Changes from Revision N (January	2015) to Revision O (May 2022)	Page
	, tables, figures, and cross-references throughout the	
Changes from Revision M (Decemb	er 2014) to Revision N (January 2015)	Page
Added T _i spec to Absolute Maximut	<i>m Ratings</i> table	4
	-	
Changes from Revision L (April 200	5) to Revision M (December 2014)	Page
table, Typical Characteristics, Featu Implementation section, Power Sup Documentation Support section, an	ation table, Pin Functions table, ESD Ratings table, Thure Description section, Device Functional Modes, Apply Recommendations section, Layout section, Deviced Mechanical, Packaging, and Orderable Information	plication and ce and section1



5 Pin Configuration and Functions



20E [2A [2Y [2 3	12 11 10 9	V _{CC} 4OE 4A 4Y 3OE 3A
GND	7	8] 3Y

SN74LV125A ... RGY PACKAGE (TOP VIEW) <u>10</u> Vcc 14 1 1A 40E 13 2 1Y 4A 3 12 2<mark>0E</mark> 4 11 4Y 2A 5 10 3OE I 2Y 6 Л 9 3A 8 7 GND 37

Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		DESCRIPTION
1	1 0E	I	Output Enable 1, Active Low
2	1A	I	1A Input
3	1Y	0	1Y Output
4	2 0E	I	Output Enable 2, Active Low
5	2A	I	2A Input
6	2Y	0	2Y Output
7	GND	—	Ground Pin
8	3Y	0	3Y Output
9	3A	I	3A Input
10	3 0E	I	Output Enable 3, Active Low
11	4Y	0	4Y Output
12	4A	I	4A Input
13	4 0E	I	Output Enable 4, Active Low
14	V _{CC}	—	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN ⁽¹⁾	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage range ⁽²⁾	-0.5	7	V	
Vo	Voltage range applied to any output in the high-imp	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Output voltage range ^{(2) (3)}	Output voltage range ^{(2) (3)}			V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{ок}	Output clamp current	V ₀ < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V_{CC} or GND			±70	mA
Tj	Junction temperature		150	°C	
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5-V maximum.

6.2 ESD Ratings

			MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	
V _(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		V
		Machine Model (MM)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN74LV125A MIN MAX		
					UNIT
V _{CC}	Supply voltage		2	5.5	V
	High lovel input veltage	V _{CC} = 2 V	1.5		
V		V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		v
		V_{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
V _{IL}		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	v
		V_{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
\ <i>\</i>	Output valtage	High or low state	0	V _{CC}	V
Vo	Output voltage	3-state	0	5.5	v
		V _{CC} = 2 V		-50	μA
	Lligh lovel output ourrent	V_{CC} = 2.3 V to 2.7 V		-2	
I _{ОН}	High-level output current	V _{CC} = 3 V to 3.6 V		-8	mA
		V_{CC} = 4.5 V to 5.5 V		-16	
		V _{CC} = 2 V		50	μA
		V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		8	mA
		V_{CC} = 4.5 V to 5.5 V		16	
		V _{CC} = 2.3 V to 2.7 V		200	
∆t/∆v	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V_{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	1	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

			SN74LV125A						
	THERMAL METRIC ⁽¹⁾	D	DB	DGV	N	NS	PW	RGY	UNIT
			14 PINS						
$R_{\theta J A}$	Junction-to-ambient thermal resistance	92.7	105.0	127.6	89.2	89.6	119.8	55.0	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.1	57.5	50.7	47.0	47.2	48.6	67.4	
R _{θJB}	Junction-to-board thermal resistance	47.0	52.3	60.5	47.9	48.4	61.5	31.0	
Ψյт	Junction-to-top characterization parameter	18.9	19.1	6.1	14.1	14.0	5.7	2.6	°C/W
Ψјв	Junction-to-board characterization parameter	46.7	51.8	59.8	47.5	48.1	61.0	31.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	11.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

PARAMETER	ARAMETER TEST CONDITIONS		T _A = 25°C		–40°C to 8	5°C	–40°C to 125°C		UNIT		
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT	
	Ι _{ΟΗ} = –50 μΑ	2 V to 5.5 V	V _{CC} – 0.1			V _{CC} – 0.1		V _{CC} – 0.1			
V _{OH}	I _{OH} = -2 mA	2.3 V	2			2		2		V	
	I _{OH} =8 mA	3 V	2.48			2.48		2.48			
	I _{OH} = -16 mA	4.5 V	3.8			3.8		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V			0.1		0.1		0.1		
V _{OL}	I _{OL} = 2 mA	2.3 V			0.4		0.4		0.4	V	
	I _{OL} = 8 mA	3 V			0.44		0.44		0.44		
	I _{OL} = 16 mA	4.5 V			0.55		0.55		0.55		
ł	V _l = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μA	
I _{OZ}	V _O = V _{CC} or GND	5.5 V			±5		±5		±5	μA	
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20		20		20	μA	
l _{off}	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			5		5		5	μA	
C	V _I = V _{CC} or GND	3.3 V		1.6						pF	
C _i		5 V		1.6						Ы	

over recommended operating free-air temperature range (unless otherwise noted)

6.6 Switching Characteristics, V_{CC} = 2.5 V \pm 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	Ţ	_A = 25°	C	–40°C to	85°C	–40°C to	125°C	UNIT
FARAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	A	Y			6.8 ⁽¹⁾	13 <mark>(1)</mark>	1	15.5	1	17	
t _{en}	ŌE	Y	C _L = 15 pF		7 ⁽¹⁾	13 <mark>(1)</mark>	1	15.5	1	17	ns
t _{dis}	ŌE	Y			5.1 ⁽¹⁾	14.7 <mark>(1)</mark>	1	17	1	18	
t _{pd}	A	Y			8.7	16.5	1	18.5	1	20	
t _{en}	ŌE	Y	C ₁ = 50 pF		8.8	16.5	1	18.5	1	20	ns
t _{dis}	ŌE	Y	C _L = 50 pr		7.3	18.2	1	20.5	1	21.5	115
t _{sk(o)}						2		2		2	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range(unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM TO		LOAD	T _A = 25°C			–40°C to	85°C	–40°C to		
PARAMETER	(INPUT)	(INPUT) (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y			4.8 ⁽¹⁾	8 <mark>(1)</mark>	1	9.5	1	11	
t _{en}	ŌĒ	Y	C _L = 15 pF		4.8 ⁽¹⁾	8 ⁽¹⁾	1	9.5	1	10.5	ns
t _{dis}	ŌĒ	Y			4.1 ⁽¹⁾	9.7 <mark>(1)</mark>	1	11.5	1	12.5	
t _{pd}	А	Y			6.1	11.5	1	13	1	14.5	
t _{en}	ŌĒ	Y	C = 50 pc		6.2	11.5	1	13	1	14	ns
t _{dis}	ŌĒ	Y	C _L = 50 pF		5.5	13.2	1	15	1	16	
t _{sk(o)}						1.5	·	1.5		1.5	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.8 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

PARAMETER	FROM TO		LOAD	T _A = 25°C			-40°C to	85°C	–40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	А	Y			3.4 ⁽¹⁾	5.5 <mark>(1)</mark>	1	6.5	1	7.5	
t _{en}	ŌĒ	Y	C _L = 15 pF		3.4 ⁽¹⁾	5.1 ⁽¹⁾	1	6	1	7	ns
t _{dis}	ŌĒ	Y			3.2 ⁽¹⁾	6.8 <mark>(1)</mark>	1	8	1	9	
t _{pd}	А	Y			4.3	7.5	1	8.5	1	9.5	
t _{en}	ŌĒ	Y	C = 50 pc		4.4	7.1	1	8	1	9	20
t _{dis}	ŌĒ	Y	C _L = 50 pF		4	8.8	1	10	1	11	ns
t _{sk(o)}						1		1		1	

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Noise Characteristics

 V_{CC} = 3.3 V, C_{L} = 50 pF, T_{A} = 25°C

	PARAMETER ⁽¹⁾	SN	UNIT		
		MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


(1) Characteristics are for surface-mount packages only.

6.10 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST C	Vcc	TYP	UNIT		
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF,	f = 10 MHz	3.3 V	15.5	ъĘ
	Fower dissipation capacitance			1 - 10 WH 12	5 V	17.6	р⊦


6.11 Typical Characteristics





7 Parameter Measurement Information





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω , t_f ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





8 Detailed Description

8.1 Overview

The SN74LV125A quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

These devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
- Inputs accept voltages to 5.5 V
- I_{off} Feature
 - Supports Live Insertion, Partial Power-Down Mode, and Back-Drive Protection

8.4 Device Functional Modes

(E	(Each Buffer)											
INPU	TS ⁽¹⁾	OUTPUT ⁽²⁾										
ŌE	Α	Y										
L	Н	Н										
L	L	L										
н	Х	Z										

Table 8-1. Function Table

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV125A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs are 5.5-V tolerant at any valid V_{CC} , making it ideal for translating down to V_{CC} .

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Section 6.3 table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Section 6.3 table.
- 2. Recommend Output Conditions
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY							
SN74LV125A	Click here	Click here	Click here	Click here	Click here							

Table 12-1. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū			(=)	(6)	(0)		(10)	
SN74LV125AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LV125A	
SN74LV125ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125AN	ACTIVE	PDIP	N	14	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74LV125AN	Samples
SN74LV125ANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV125A	Samples
SN74LV125APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV125A	
SN74LV125APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125APWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV125A	Samples
SN74LV125APWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV125A	
SN74LV125ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV125A	Samples
SN74LV125ARGYRG4	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV125A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV125A :

Automotive : SN74LV125A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV125ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV125ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV125ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV125ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV125ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV125APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV125APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV125ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



All ultrensions are norminal		· · · · · · · · · · · · · · · · · · ·					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV125ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV125ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV125ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV125ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV125ANSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LV125APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV125APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV125ARGYR	VQFN	RGY	14	3000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LV125AN	N	PDIP	14	25	506	13.97	11230	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DB0014A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0014A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0014A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated