SCLS396I - APRIL 1998 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 7.5 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### description/ordering information

The 'LV139A devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V V<sub>CC</sub> operation.

T <sub>A</sub>	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QFN – RGY	Reel of 1000	SN74LV139ARGYR	LV139A	
		Tube of 40	SN74LV139AD	11/1004	
–40°C to 85°C	SOIC - D	Reel of 2500	SN74LV139ADR	LV139A	
	SOP – NS	Reel of 2000	SN74LV139ANSR	74LV139A	
	SSOP – DB	Reel of 2000	SN74LV139ADBR	LV139A	
		Tube of 90 SN74LV13			
	TSSOP - PW	Reel of 2000	SN74LV139APWR	LV139A	
		Reel of 250	SN74LV139APWT		
	TVSOP – DGV	Reel of 2000	SN74LV139ADGVR	LV139A	
	CDIP – J	Tube of 25	SNJ54LV139AJ	SNJ54LV139AJ	
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV139AW	SNJ54LV139AW	
	LCCC – FK	Tube of 55	SNJ54LV139AFK	SNJ54LV139AFK	

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

#### SCLS396I - APRIL 1998 - REVISED APRIL 2005

#### description/ordering information (continued)

These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The 'LV139A devices comprise two individual 2-line to 4-line decoders in a single package. The active-low enable ( $\overline{G}$ ) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

	INPUTS									
~	SEL	ECT		0019015						
G	В	Α	Y0	Y1	Y2	Y3				
Н	Х	х	Н	Н	Н	Н				
L	L	L	L	Н	Н	Н				
L	L	н	Н	L	Н	Н				
L	Н	L	Н	Н	L	Н				
L	Н	Н	н	н	Н	L				

#### FUNCTION TABLE



SCLS396I - APRIL 1998 - REVISED APRIL 2005

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	4	
Veltage range applied to apy outr	1)	
voltage range applied to any out		
or power-off state, V <sub>O</sub> (see Not	e 1)	–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see No	otes 1 and 2)	$\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)		–20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0	))	
Continuous output current, IO (VC	$= 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub>	or GND	±50 mA
Package thermal impedance, $\theta_{JA}$	(see Note 3): D package	
	(see Note 3): DB package	82°C/W
	(see Note 3): DGV package	120°C/W
	(see Note 3): NS package	64°C/W
	(see Note 3): PW package	108°C/W
	(see Note 4): RGY package	39°C/W
Storage temperature range, Tstg	· · · · · · · · · · · · · · · · · · ·	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS396I - APRIL 1998 - REVISED APRIL 2005

#### recommended operating conditions (see Note 5)

			SN54L	V139A	SN74L	/139A	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
v		$V_{CC}$ = 2.3 V to 2.7 V	$V_{CC}  imes 0.7$		$V_{CC} \times 0.7$		v
VIH	High-level input voltage	$V_{CC}$ = 3 V to 3.6 V	$V_{CC}  imes 0.7$		$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC}  imes 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
v		$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC}  imes 0.3$		$V_{CC}  imes 0.3$	v
۷IL	Low-level input voltage	$V_{CC}$ = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC}  imes 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC}  imes 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	v <sub>cc</sub>	0	V <sub>CC</sub>	V
	Dutput voltage	$V_{CC} = 2 V$	20	-50		-50	μA
Ι.	Llich lovel evitevit eviteent	$V_{CC}$ = 2.3 V to 2.7 V	200	-2		-2	
ЮН	High-level output current	$V_{CC}$ = 3 V to 3.6 V	40	-6		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12		-12	
		$V_{CC} = 2 V$		50		50	μA
Ι.		$V_{CC}$ = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	$V_{CC}$ = 3 V to 3.6 V		6		6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		12		12	
		$V_{CC}$ = 2.3 V to 2.7 V		200		200	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 3 V to 3.6 V		100		100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V		20		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	-	-

DADAMETER	TEAT CONDITIONS		SN54	LV139A		SN74	ILV139A	1	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
N/	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
∨он	$I_{OH} = -6 \text{ mA}$	3 V	2.48	~		2.48			v
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	ĬEI,		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		<i>IEL</i>	0.1			0.1	
	I <sub>OL</sub> = 2 mA	2.3 V		Q	0.4			0.4	
VOL	I <sub>OL</sub> = 6 mA	3 V	9	5	0.44			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V	20		0.55			0.55	
lı	$V_{I} = 5.5 V \text{ or GND}$	0 to 5.5 V	40		±1			±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20			20	μA
l <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			5			5	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.9			1.9		pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCLS396I - APRIL 1998 - REVISED APRIL 2005

switching	characteristics	over	recommended	operating	free-air	temperature	range,
$V_{CC} = 2.5 V$	$\pm$ 0.2 V (unless o	therwis	e noted) (see Fig	jure 1)		-	-

DADAMETED	FROM	то	LOAD	T,	₄ = 25°C	;	SN54L	/139A	SN74L	/139A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Y	0 45 - 5		7.7*	17.6*	1*	21*	1	21	
t <sub>pd</sub>	G	Y	C <sub>L</sub> = 15 pF		7.4*	15.8*	150	19*	1	19	ns
+	A or B	Y	C = 50 pF		10.2	22.5	2 A A	26.5	1	26.5	-
t <sub>pd</sub>	G	Y	$C_{L} = 50 \text{ pr}$		9.9	20.2	1	24	1	24	115

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	₄ = 25°C	;	SN54LV13	9A	SN74L	/139A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	ТҮР	MAX	MIN M	AX	MIN	MAX	
	A or B	Y	0 45 - 5		5.3*	11*	1*	13*	1	13	
t <sub>pd</sub>	G	Y	C <sub>L</sub> = 15 pF		5.1*	9.2*	15	11*	1	11	ns
+	A or B	Y	C = 50  pc		7.3	14.5	<ul><li>&lt; b ≤ 1</li></ul>	6.5	1	16.5	20
t <sub>pd</sub>	G	Y	$O_L = 50 \text{ pr}$		7	12.7	1 1	4.5	1	14.5	115

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	D LOAD		<sub>A</sub> = 25°C	;	SN54LV139A	SN74LV139A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	ТҮР	MAX	MIN MAX	MIN	MAX	UNIT
	A or B	Y	0 15 55		3.7*	7.2*	1* 8.5*	1	8.5	
t <sub>pd</sub>	G	Y	$C_L = 15 \text{ pF}$		3.5*	6.3*	1* 7.5*	1	7.5	ns
•	A or B	Y	C = 50 pF		5.2	9.2	10.5	1	10.5	
t <sub>pd</sub>	G	Y	$C_{L} = 50 \text{ pr}$		4.9	8.3	1 9.5	1	9.5	115

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	V <sub>CC</sub>	ТҮР	UNIT
C Dever dissinction conscitonce	0 F0 mF	£ 10 MU-	3.3 V	17.3	<b>۳</b> ۲	
Cpd	Power dissipation capacitance	$C_{L} = 50 \text{ pr},$		5 V	18.2	р⊢



SCLS396I - APRIL 1998 - REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZI}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.







#### PACKAGING INFORMATION

Orderable Device	e Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV139AD	OBSOLET	E SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV139A	
SN74LV139ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV139A	Samples
SN74LV139ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV139A	Samples
SN74LV139ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV139A	Samples
SN74LV139ANSRE	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV139A	Samples
SN74LV139APW	OBSOLET	E TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LV139A	
SN74LV139APWF	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LV139A	Samples
SN74LV139ARGY	R ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LV139A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

### PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV139ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV139ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV139ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV139APWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74LV139APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV139APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV139ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

16-Apr-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV139ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV139ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV139ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV139APWR	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74LV139APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV139APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV139ARGYR	VQFN	RGY	16	3000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **PW0016A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_12_Picture_8.jpeg)

## PW0016A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

![](_page_13_Figure_4.jpeg)

NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

![](_page_13_Picture_8.jpeg)

<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **DB0016A**

![](_page_14_Picture_1.jpeg)

## **PACKAGE OUTLINE**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE

![](_page_14_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.

![](_page_14_Picture_12.jpeg)

## DB0016A

## **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE

![](_page_15_Figure_4.jpeg)

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_15_Picture_8.jpeg)

## DB0016A

## **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE

![](_page_16_Figure_4.jpeg)

NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.

![](_page_16_Picture_8.jpeg)

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

![](_page_17_Picture_6.jpeg)

### **MECHANICAL DATA**

![](_page_18_Figure_1.jpeg)

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Æ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.

![](_page_18_Picture_8.jpeg)

### RGY (R-PVQFN-N16)

### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![](_page_19_Figure_7.jpeg)

#### NOTE: All linear dimensions are in millimeters

![](_page_19_Picture_9.jpeg)

![](_page_20_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

![](_page_20_Picture_8.jpeg)

## **NS0016A**

![](_page_21_Picture_1.jpeg)

## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP

![](_page_21_Figure_5.jpeg)

#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

![](_page_21_Picture_11.jpeg)

## NS0016A

## **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP

![](_page_22_Figure_4.jpeg)

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_22_Picture_8.jpeg)

## NS0016A

## **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP

![](_page_23_Figure_4.jpeg)

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

![](_page_23_Picture_8.jpeg)

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated