	SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FL WITH 3-STATE OUTPU SCLS468C - FEBRUARY 2003 - REVISED JANUARY
Qualified for Automotive Applications	PW PACKAGE
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	(TOP VIEW)
<0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> </ul>	1Q [] 2 19 ] 8Q
>2.3 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1D 🛛 3 18 🗍 8D
• Supports Mixed-Mode Voltage Operation on	2D [] 4 17 [] 7D
All Ports	2Q [] 5 16 [] 7Q
I <sub>off</sub> Supports Partial-Power-Down Mode	3Q [] 6 15 [] 6Q
Operation	3D [] 7 14 [] 6D
<ul> <li>ESD Protection Exceeds JESD 22</li> </ul>	4D 🛛 8 13 🖸 5D
<ul> <li>2000-V Human-Body Model (A114-A)</li> </ul>	4Q [J 9 12 [J 5Q
<ul> <li>200-V Machine Model (A115-A)</li> </ul>	

- 1000-V Charged-Device Model (C101)

#### description/ordering information

The SN74LV374A is an octal edge-triggered D-type flip-flop designed for 2-V to 5.5-V V<sub>CC</sub> operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

T <sub>A</sub>	A PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING								
$-40^{\circ}C$ to $105^{\circ}C$	TSSOP – PW	Tape and reel	SN74LV374ATPWRQ1	LV374ATQ								

#### **ORDERING INFORMATION<sup>†</sup>**

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

### SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

FUNCTION TABLE (each flip-flop)											
INPUTS OUTPUT											
OE	CLK	Q									
L	$\uparrow$	Н	Н								
L	$\uparrow$	L	L								
L	L	Х	Q <sub>0</sub>								
Н	х	Х	Z								

#### logic diagram (positive logic)



**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or	0 5 \/ to 7 \/
power-off state, V <sub>O</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ (V <sub>1</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±35 mA
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3)	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74LV374A-Q1 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCLS468C – FEBRUARY 2003 – REVISED JANUARY 2008

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
.,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		v
V <sub>IH</sub> V <sub>IL</sub> V <sub>O</sub>	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	$V_{CC}  imes 0.7$		v
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC}  imes 0.7$		
		V <sub>CC</sub> = 2 V		0.5	
.,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC}  imes 0.3$	.,
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V <sub>CC</sub>	.,
		3-state	0	5.5	V
		$V_{CC} = 2 V$		-50	μA
		$V_{CC}$ = 2.3 V to 2.7 V		-2	
ЮН	High-level output current	$V_{CC} = 3 V$ to 3.6 V		-8	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-16	
		$V_{CC} = 2 V$		50	μA
		$V_{CC}$ = 2.3 V to 2.7 V		2	
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		8	mA
		$V_{CC}$ = 4.5 V to 5.5 V		16	
		$V_{CC}$ = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
	•	$V_{CC} = 4.5 V \text{ to } 5.5 V$		20	
T <sub>A</sub>	Operating free-air temperature	·	-40	105	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	ТҮР	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			
.,	I <sub>OH</sub> = -2 mA	2.3 V	2			
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	3 V	2.48			V
	I <sub>OH</sub> = -16 mA	4.5 V	3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1	
.,	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	.,
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	3 V			0.44	V
	I <sub>OL</sub> = 16 mA	4.5 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±5	μA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			20	μA
I <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			5	μA
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		2.9		pF



### SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

timing requirements over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	25°C	MAINI	MAX	
		MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5.5		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	4.5		4.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	2		2		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25		MAINI	MAX	
		MIN	MAX	MIN	MAX	UNIT				
tw	Pulse duration, CLK high or low	5		5		ns				
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	3		3		ns				
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	2		2		ns				

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	<sub>A</sub> = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN         MAX           50         1           1         18.5	UNIT	
f <sub>max</sub>				55	110		50		MHz
t <sub>pd</sub>	CLK	Q			8.3	16.2	1	18.5	
t <sub>en</sub>	ŌE	Q	C <sub>L</sub> = 50 pF		7.7	14.5	1	17.5	
t <sub>dis</sub>	ŌE	Q			5.9	14	1	16	ns
t <sub>sk(o)</sub>						1.5			

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	₄ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f <sub>max</sub>				85	170		75		MHz
t <sub>pd</sub>	CLK	Q			5.9	10.1	1	13.5	
t <sub>en</sub>	ŌĒ	Q	C <sub>L</sub> = 50 pF		5.5	9.6	1	13	
t <sub>dis</sub>	ŌĒ	Q			4	8.8	1	10	ns
t <sub>sk(o)</sub>						1			



# SN74LV374A-Q1 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008

## noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25 $^\circ C$ (see Note 5)

	PARAMETER	MIN	ТҮР	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.6	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.5	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CO	V <sub>CC</sub>	TYP	UNIT	
	Dower discipation conscitance	Outputs spekled	C 50 mF	£ 10 MU-	3.3 V	21.1	~F
Cpd	Power dissipation capacitance	Outputs enabled $C_L = 50 \text{ pF},$		f = 10 MHz	5 V	22.8	pF



### SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCLS468C - FEBRUARY 2003 - REVISED JANUARY 2008



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZI}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV374ATPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV374ATQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV374A-Q1 :



www.ti.com

## PACKAGE OPTION ADDENDUM


10-Dec-2020

#### Catalog: SN74LV374A

• Enhanced Product: SN74LV374A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications




Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV374ATPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV374ATPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated