







SLLS032C - DECEMBER 1987 - REVISED MARCH 2024

SN75ALS191 Dual Differential Line Driver

1 Features

Texas

INSTRUMENTS

- Meets or exceeds the requirements of ANSI standard EIA/TIA-422-B and ITU recommendation V.11
- Designed to operate at 20 Mbaud or higher
- TTL-and CMOS-input compatibility
- Single 5V supply operation
- Output short-circuit protection
- Improved replacement for the µA9638

2 Applications

- Factory automation
- ATM and cash counters
- Smart grid
- AC and servo motor drives

3 Description

The SN75ALS191 is a dual, high-speed, differential line driver designed to meet ANSI Standard EIA/ TIA-422-B and ITU Recommendation V.11. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors minimize propagation delay time. This device operates from a single 5V power supply and is supplied in eight-pin packages.


The SN75ALS191 is characterized for operation from 0° C to 70° C.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
	P (PDIP, 8)	
SN75ALS191	D (SOIC, 8)	4.9mm × 6mm
	PS (SOP, 8)	6.2mm × 7.8mm

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





Logic Diagram (Positive Logic)

¹ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1
2 Applications	. 1
3 Description	1
4 Pin Configuration and Functions	
5 Specifications	.4
5.1 Absolute Maximum Ratings	
5.2 Dissipation Rating	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	4
5.5 Electrical Characteristics	5
5.6 Switching Characteristics	5
6 Parameter Measurement Information	. <mark>6</mark>

7 Detailed Description	7
7.1 Device Functional Modes	
8 Device and Documentation Support	<mark>8</mark>
8.1 Receiving Notification of Documentation Updates	
8.2 Support Resources	8
8.3 Trademarks	<mark>8</mark>
8.4 Electrostatic Discharge Caution	8
8.5 Glossary	8
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	8



4 Pin Configuration and Functions




Figure 4-1. D or P Package (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.			
1Z	7	0	Inverting Output of Differential Driver on Channel 1	
1Y	8	0	Non-Inverting Output for Differential Driver on Channel 1	
1A	2	I	ngle Ended Data Input for Channel 1	
GND	4	GND	Device Ground	
2A	3	I	Single Ended Data Input for Channel 2	
2Y	6	0	Non-Inverting Output for Differential Driver on Channel 2	
2Z	5	0	verting Output of Differential Driver on Channel 2	
V _{CC}	1	Р	5V Power Supply Positive Terminal Connection	

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, GND = Ground.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage, see ⁽²⁾		7	V
VI	Input voltage		7	V
	Continuous total dissipation		See Dissipa	a <i>tion Rating</i> table
T _A	Operating free-air temperature range	0	70	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential output voltage (V_{OD}) are with respect to network ground terminal.

5.2 Dissipation Rating

PACKAGE	T A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725mW	5.8mW/°C	464mW
Р	1000mW	8mW/°C	640mW

5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output current, I _{OH}			-50	mA
Low-level output current, I _{OL}			50	mA
Operating free-air temperature, T _A	0		70	°C

5.4 Thermal Information

		D P PS			UNIT
R _{θJA}	Junction-to-ambient thermal resistance	116.7	84.3	89.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.3	65.4	46.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	63.4	62.1	50.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	8.8	31.3	23.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	62.6	60.4	60.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TE	EST CONDITION	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	V _{CC} = 4.75V,	I _I = -18mA			-1	-1.2	V
V	High-level output voltage	V _{CC} = 4.75V,	$\lambda = 2\lambda$	I _{OH} = -10mA	2.5	3.3		V
V _{OH}		V _{IL} = 0.8V	– V _{IH} = 2V,	I _{OH} =40mA	2			v
V _{OL}	Low-level output voltage	V _{CC} = 4.75V, I _{OL} = 40mA	V _{IH} = 2V,	V _{IL} = 0.8V,			0.5	V
V _{OD1}	Differential output voltage	V _{CC} = 5.25V,	I _O = 0				2 V _{OD2}	V
V _{OD2}	Differential output voltage				2			V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽²⁾	$V_{CC} = 4.75V$ to 5.25	V_{CC} = 4.75V to 5.25V, See Figure				± 0.4	V
V _{OC}	Common-mode output voltage ⁽³⁾						3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽²⁾						± 0.4	V
				V _O = 6V		0.1	100	
lo	Output current with power off	$V_{CC} = 0$		V _O = -0.25V		-0.1	-100	μA
.0				V _O = -0.25V to 6V			±100	P. 1
l _l	Input current	V _{CC} = 5.25 V,	V _I = 5.5V				50	μA
I _{IH}	High-level input current	V _{CC} = 5.25 V,	V ₁ = 2.7V				25	μA
I _{IL}	Low-level input current	V _{CC} = 5.25 V,	V _I = 0.5V				200	μA
I _{OS}	Short-circuit output current ⁽⁴⁾	V _{CC} = 5.25 V,	V _O = 0		-50		-150	mA
I _{CC}	Supply current (all drivers)	V _{CC} = 5.25 V,	No load,	All inputs at 0V		32	40	mA

(1) All typical values are at V_{CC} = 5V and T_A = 25°C.

(2) |V_{OD} | and |V_{OC} | are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

(3) In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

(4) Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.


5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5V


	PARAMETER	TE	ST CONDITIO	NS	MIN	TYP ⁽¹⁾	MAX	UNIT		
t _{d(OD)}	Differential-output delay time					3.5	7	ns		
t _{t(OD)}	Differential-output transition time	C _L = 15pF,	C _L = 15pF,	C _L = 15pF,	R _L = 100Ω,	See Figure		3.5	7	ns
	Skew					1.5	4	ns		

(1) Typical values are at $T_A = 25^{\circ}C$.

6 Parameter Measurement Information







TEST CIRCUIT

VOLTAGE WAVEFORMS

A. The input pulse generator has the following characteristics: $Z_0 = 50\Omega$, PRR ≤ 500 kHz, $t_w = 100$ ns, $t_r = \leq 5$ ns.

B. C_L includes probe and jig capacitance.

Figure 6-2. Test Circuit and Voltage Waveforms



7 Detailed Description

7.1 Device Functional Modes

INPUTS A ⁽¹⁾	OUTI	PUTS		
	Y	Z		
Н	Н	L		
L	L	Н		

Table 7-1. Function Table (Each Driver)

(1) H = high level, L = low level, Z = high impedance




Figure 7-1. Schematics of Inputs and Outputs



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (May 1995) to Revision C (March 2024)	Page
•	Changed the numbering format for tables, figures, and cross-references throughout the document	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN75ALS191D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	75A191	
SN75ALS191DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75A191	Samples
SN75ALS191P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75ALS191	Samples
SN75ALS191PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75ALS191	Samples
SN75ALS191PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	V191	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS191DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75ALS191DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75ALS191PSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75ALS191PSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS191DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75ALS191DR	SOIC	D	8	2500	353.0	353.0	32.0
SN75ALS191PSR	SO	PS	8	2000	356.0	356.0	35.0
SN75ALS191PSR	SO	PS	8	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75ALS191P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75ALS191PE4	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated