<span id="page-0-0"></span>

**TAC5242 Hardware-control stereo audio codec with 119dB dynamic range ADC and 120dB dynamic range DAC**

# **1 Features**

- Stereo audio ADC Channels
	- Performance:
		- Line/Microphone differential input dynamic range: 119dB
		- Differential input THD+N: –98dB
	- Input voltage:
		- Differential,  $2V<sub>RMS</sub>$  full-scale inputs
		- Single-ended,  $1V<sub>RMS</sub>$  full-scale inputs
	- ADC sample rates  $(f_S)$  = 8kHz to 192kHz
	- Digital HPF with configurable cut-off frequency:
		- 1Hz or 12Hz, at 48kHz sampling rate
	- Low noise microphone bias
- Stereo audio DAC Channels
	- Performance:
		- DAC to differential line-out dynamic range: 120 dB
		- DAC to pseudo-differential headphone-out dynamic range: 110 dB
		- $\cdot$  THD+N: -100 dB
	- Output voltage:
		- Differential line-out/receiver,  $2V<sub>RMS</sub>$  full-scale
		- Pseudo-differential headphone,  $1V<sub>RMS</sub>$  fullscale
		- Single-ended line-out,  $1V<sub>RMS</sub>$  full-scale
	- $-$  DAC sample rates (f $_{\rm s})$  = 8kHz to 192kHz
- Common Features
	- Pin or Hardware Control
	- Audio Serial Interface
		- Format: TDM, I<sup>2</sup>S, or Left-justified (LJ)
		- Bus Controller and Target Modes
		- Configurable TDM Slots
		- Word Length: Selectable 24 or 32 Bits
	- Pin-selectable digital decimation/interpolation filter options:
		- Linear-phase or Low-latency
	- Integrated PLL
	- Auto clock & sample rate detection
	- Interrupt output on clock error
	- Single Supply Operation AVDD: 1.8V or 3.3V
	- I/O Supply Operation: 1.8V or 3.3V
	- Temperature grade 1:  $-40^{\circ}$ C ≤ T<sub>A</sub> ≤ +125°C

# **2 Applications**

- [Video Conference System](https://www.ti.com/solution/video-conference-system)
- [IP Network Camera](https://www.ti.com/solution/ip-network-camera)
- [IP Telephone](https://www.ti.com/solution/ip-telephone)
- **[Smart Speakers](https://www.ti.com/solution/smart-speaker)**
- [Professional audio mixer/control surface](https://www.ti.com/solution/professional-audio-mixer-control-surface)

# **3 Description**

The TAC5242 is a high-performance low-power stereo audio codec with  $2V<sub>RMS</sub>$  differential input, 119dB dynamic range ADC and 2V<sub>RMS</sub> differential output, 120dB dynamic range DAC. The TAC5242 supports both differential and single-ended inputs and outputs. The ADC supports both line/microphone input signals with options for AC or DC coupling configurations and the DAC output can be configured for either line-output or headphone loads. The DAC can drive upto 62.5mW into a 16Ω headphone load. The device integrates a phase-locked loop (PLL) and supports sample rates up to 192kHz for both the ADC and DAC signal chains. The device also integrates a DCremoval digital high-pass filter (HPF) with configurable cut-off for the ADC signal chain. The TAC5242 supports time-division multiplexing (TDM), left-justified (LJ), or I2S audio formats in controller and target modes, and is pin or hardware controlled. These integrated high-performance features, pin control along with a single supply operation, make TAC5242 an excellent choice for space-constrained audio applications.

#### **Device Information**



- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable



**Simplified Block Diagram**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**





<span id="page-2-0"></span>

# **4 Device Comparison Table**



# <span id="page-3-0"></span>**5 Pin Configuration and Functions**



**Figure 5-1. 24-Pin QFN Package with Exposed Thermal Pad and Corner Pins, Top View**







#### **Table 5-1. Pin Functions (continued)**



# <span id="page-5-0"></span>**6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# **6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**



<span id="page-6-0"></span>

**[TAC5242](https://www.ti.com/product/TAC5242)** [SLASF27A](https://www.ti.com/lit/pdf/SLASF27) – DECEMBER 2023 – REVISED NOVEMBER 2024



(1) VSS and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2V.

(2) CCLK input rise time (V<sub>IL</sub> to V<sub>IH</sub>) and fall time (V<sub>IH</sub> to V<sub>IL</sub>) must be less than 5ns. For better audio noise performance, CCLK input must be used with low jitter.

# **6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application](https://www.ti.com/lit/pdf/spra953) report.

# **6.5 Electrical Characteristics**

At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256×f<sub>S</sub>, TDM target mode, and linear-phase decimation/interpolation filters, with 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f<sub>IN</sub> = 1kHz sinusoidal signal, f<sub>S</sub> = 48kHz, 32-bit audio data, BCLK = 256×f<sub>S</sub>, TDM target mode, and linear-phase decimation/interpolation filters, with 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted





At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f<sub>IN</sub> = 1kHz sinusoidal signal, f<sub>S</sub> = 48kHz, 32-bit audio data, BCLK = 256×f<sub>S</sub>, TDM target mode, and linear-phase decimation/interpolation filters, with 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V, f<sub>IN</sub> = 1kHz sinusoidal signal, f<sub>S</sub> = 48kHz, 32-bit audio data, BCLK = 256×f<sub>S</sub>, TDM target mode, and linear-phase decimation/interpolation filters, with 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



<span id="page-10-0"></span>

At  $T_A$  = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK = 256×f<sub>S</sub>, TDM target mode, and linear-phase decimation/interpolation filters, with 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



(1) Ratio of output level with 1kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground or no generator input signal, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measurements done with a 20kHz low-pass filter and, where noted, an A-weighted filter. Failure to use such a filter can result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, can affect dynamic specification values.

# **6.6 Timing Requirements: TDM, I2S or LJ Interface**

at  $T_A$  = 25°C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see Figure 6-1 for timing diagram



(1) To meet the timing specifications, the BCLK minimum high or low pulse duration must be higher than 25ns, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit the DOUT data at IOVDD = 3.3V.

# <span id="page-11-0"></span>**6.7 Switching Characteristics: TDM, I2S or LJ Interface**

at T<sub>A</sub> = 25°C, IOVDD = 3.3V or 1.8V and 20pF load on all outputs (unless otherwise noted); see Figure 6-1 for timing diagram



(1) To meet the timing specifications, the BCLK output clock frequency must be lower than 18.5MHz, if the DOUT data line is latched on the opposite BCLK edge polarity from the one used by the device to transmit DOUT data at IOVDD = 3.3V.

# **6.8 Timing Diagrams**





<span id="page-12-0"></span>

# **6.9 Typical Characteristics**

At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK =  $256 \times f_{\rm S}$ , TDM target mode, and linear phase decimation/interpolation filter, with AC-coupled line-input in differential configuration and 1200Ω/600Ω line-out load in differential/single-ended configuration or 32Ω receiver differential load as applicable; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



**[TAC5242](https://www.ti.com/product/TAC5242)** [SLASF27A](https://www.ti.com/lit/pdf/SLASF27) – DECEMBER 2023 – REVISED NOVEMBER 2024 **[www.ti.com](https://www.ti.com)**















**[TAC5242](https://www.ti.com/product/TAC5242)** [SLASF27A](https://www.ti.com/lit/pdf/SLASF27) – DECEMBER 2023 – REVISED NOVEMBER 2024





# <span id="page-17-0"></span>**7 Detailed Description**

# **7.1 Overview**

The TAC5242 is from a scalable family of devices. As part of the extended family of devices, the TAC5242 consists of a high-performance, low-power, stereo, audio analog-to-digital converter (ADC) and audio digital-toanalog converter (DAC) with extensive feature integration. This device is optimized for various end-equipments and applications that require low-noise multichannel audio recording and playback and is intended for broad market applications such as ruggedized communication equipment, IP network cameras, professional audio, and multimedia applications. The high dynamic range of this device enables far-field audio recording with high fidelity. This device integrates a host of features that reduce cost, board space, and power consumption in space-constrained system designs. Package, performance, and compatible configuration across extended families make this device well-suited for scalable system designs.

The TAC5242 consists of the following blocks:

- Pin or Hardware controlled device configurations
- 2-channel, multi-bit, high-performance delta-sigma (ΔΣ) ADCs
- Configurable single-ended or differential audio inputs
- Low-noise microphone bias output
- High-pass filter (HPF) with selectable cut-off frequency options on ADC signal path
- 2-channel, multibit, high-performance delta-sigma (ΔΣ) DACs
- Configurable single-ended, differential, or pseudo-differential audio outputs
- Linear-phase or Low-latency digital decimation and interpolation filters
- Integrated low-jitter, phase-locked loop (PLL) supporting a wide range of system clocks
- Integrated digital and analog voltage regulators to support single-supply operation

The device supports a flexible audio serial interface [time-division multiplexing (TDM),  $l^2S$ , or left-justified (LJ)] to transmit audio data seamlessly in the system across devices.



# **7.2 Functional Block Diagram**

<span id="page-18-0"></span>

# **7.3 Feature Description**

#### *7.3.1 Hardware Control*

The device supports simple hardware-pin-controlled options to select a specific mode of operation and audio interface for a given system as summarized in Table 7-1. The device is controlled through the MD0 to MD5 pins. MD1 to MD5 pins are connected to either logic low (VSS) or logic high (IOVDD), and the MD0 pin can be connected to AVDD or VSS through different pull-up or pull-down resistors.



#### **Table 7-1. Pin Selectable Configurations Summary**

#### *7.3.2 Audio Serial Interfaces*

Digital audio data flows between the host processor and the TAC5242 on the digital audio serial interface (ASI), or audio bus. This highly flexible ASI bus can be operated in target or controller mode through pin control. The ASI supports TDM mode for multi-channel operation,  $1^2S$ , and Left-Justified (LJ) bus protocols. The data is in MSB-first, two's-complement pulse code modulation (PCM) format, with pin-selectable word-length configuration.

The device supports an audio bus controller or target mode of operation using the hardware pin MD0. In target mode, FSYNC and BCLK work as input pins whereas in controller mode, FSYNC and BCLK work as output pins generated by the device. Table 7-2 shows the controller and target mode selection using the MD0 pin.



#### **Table 7-2. Controller and Target Mode Selection**

In Target mode of operation, the word length for the audio serial interface (ASI) in TAC5242 can be selected through MD1 and MD2 Pins. The TAC5242 also supports 1.8V AVDD operation in target mode with 32-bit word length. Table 7-3 shows the configuration table for setting the word length, AVDD supply voltage, and decimation/interpolation filter type applicable in Target Mode. In controller mode, a fixed word length of 32-bits is supported, the decimation/interpolation filters are configured in the linear phase and the MD1 and MD2 Pins control the system clock configuration described in [Table 7-9](#page-22-0).

#### **Table 7-3. Word Length, Supply Mode, and Decimation/Interpolation Filter Selection**



Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLASF27A&partnum=TAC5242)* 19



#### **Table 7-3. Word Length, Supply Mode, and Decimation/Interpolation Filter Selection (continued)**

<span id="page-19-0"></span>

The TAC5242 offers slot configuration for target TDM mode of operation. This can be selected through MD3 pin when MD0 is configured in target TDM mode. Table 7-4 shows the slots selected in Target TDM mode of operation based on the MD3 pin. For options on MD3 in other modes of operation, refer to [Table 7-1](#page-18-0).



# **Table 7-4. Data Slot Selection for TDM Target Mode**

#### **7.3.2.1 Time Division Multiplexed Audio (TDM) Interface**

In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and each data bit is transmitted on the rising edge of BCLK and received on the falling edge of the BCLK. Figure 7-1 and Figure 7-2 show the protocol timing for TDM operation with various configurations.



#### **Figure 7-1. TDM Mode Protocol Timing (MD0 shorted to ground with 4.7KOhms) In Target Mode**



# **Figure 7-2. TDM Mode Protocol Timing (MD0 shorted to AVDD with 4.7KOhms) In Controller Mode**

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than or equal to the number of active input and output channels times the configured word length of the input and output channel data. The DOUT pin is in a Hi-Z state for the extra unused bit clock cycles. The device supports FSYNC as a pulse with a 1-cycle-wide bit clock but also supports multiples.

#### **7.3.2.2 Inter IC Sound (I2S) Interface**

The standard I<sup>2</sup>S protocol is defined for only two channels: left and right. In I<sup>2</sup>S mode, the MSB of the left slot 0 is transmitted on the falling edge of BCLK and received on the rising edge of BCLK, in the second cycle after the *falling* edge of FSYNC. The MSB of the right slot 0 is transmitted on the falling edge of BCLK and received on the rising edge of BCLK in the second cycle after the *rising* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK and received on the rising edge of BCLK. In controller mode, FSYNC is transmitted on the rising edge of BCLK. [Figure 7-3](#page-20-0) and [Figure 7-4](#page-20-0) show the protocol timing for I2S operation in target and controller mode of operation.

<span id="page-20-0"></span>



**Figure 7-3. I <sup>2</sup>S Mode Protocol Timing (MD0 shorted to ground) in Target Mode**



**Figure 7-4. I <sup>2</sup>S Protocol Timing (MD0 shorted to AVDD) In Controller Mode**

For proper operation of the audio bus in <sup>12</sup>S mode, the number of bit clocks per frame must be greater than or equal to the number of active input and output channels (including left and right slots) times the configured word length of the input and output channel data.

# **7.3.2.3 Left-Justified (LJ) Interface**

The standard LJ protocol is defined for only two channels: left and right. In LJ mode, the MSB of the left slot 0 is transmitted and received in the same BCLK cycle after the *rising* edge of FSYNC. The MSB of the right slot 0 is transmitted and received in the same BCLK cycle after the *falling* edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK and received on the rising edge of BCLK. Figure 7-5 illustrates the protocol timing for LJ operation in the target mode of operation.



**Figure 7-5. LJ Mode Standard Protocol Timing (MD0 shorted to AVDD with 22 kOhm) in Target Mode**

For proper operation of the audio bus in LJ mode, the number of bit clocks per frame must be greater than or equal to the number of active input and output channels (including left and right slots) times the configured word length of the input and output channel data.



#### *7.3.3 Phase-Locked Loop (PLL) and Clock Generation*

The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the ADC and DAC modulators and digital filter engine, as well as other control blocks.

In the target mode of operation, the device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming. Table 7-5 to [Table 7-8](#page-22-0) list the supported FSYNC and BCLK frequencies depending on the IOVDD Supply.



#### **Table 7-5. Supported FSYNC (Multiples or Submultiples of 48kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)**

# **Table 7-6. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies (IOVDD - 3.3V Operation)**



### **Table 7-7. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)**



<span id="page-22-0"></span>

# **Table 7-7. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies (IOVDD - 1.8V Operation) (continued)**



### **Table 7-8. Supported FSYNC (Multiples or Submultiples of 44.1kHz) and BCLK Frequencies (IOVDD - 1.8V Operation)**



In the controller mode of operation, the device uses the MD3 pin, as the system clock, and CCLK as the reference input clock source. In target mode of operation, the MD3 pin function is described in [Table 7-4](#page-19-0) and [Table 7-11.](#page-27-0)

The device provides flexibility in FSYNC selection with a supported system clock frequency option of either  $256 \times f_S$  or 128 $\times f_S$  or a fixed 48/44.1kHz or 96/88.2kHz as configured using the MD1 and MD2 pins. Table 7-9 shows the FSYNC and BCLK selection for the controller mode using the MD1 and MD2 pins.

#### **Table 7-9. System Clock Selection for the Controller Mode**



See [Table 7-3](#page-18-0) for the MD1 and MD2 pin functions in the target mode of operation. In the controller mode of operation, AVDD = 3.3V and Word-Length = 32 and a linear-phase decimation/interpolation filter is applicable.



#### <span id="page-23-0"></span>*7.3.4 Analog Input and Output Configurations*

The device supports simultaneous recording of up to two channels using the high-performance stereo ADC. The device consists of two pairs of analog input pins (INxP and INxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for the analog pins can be from electret-condenser analog microphones, micro electrical-mechanical system (MEMS) analog microphones, or line-in (auxiliary) inputs from the system board.

The voice or audio signal inputs can be capacitively coupled (AC-coupled) or DC-coupled to the device. For best distortion performance, use of low-voltage coefficient capacitors for AC-coupling is recommended. The typical input impedance for the TAC5242 is 5kΩ for the INxP or INxM pins with ±20% variation. The value of the coupling capacitor in AC-coupled mode must be chosen so that the high-pass filter formed by the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can begin, this coupling capacitor must be charged up to the common-mode voltage at power-up. To enable quick charging, the device has a quick charge scheme to speed up the charging of the coupling capacitor at power-up when operating in the I2S/LJ target mode. This input cap quick charge setting can be enabled by configuring the MD3 pin. The MD3 pin also configures the digital HPF cut-off frequency of the ADC signal path when the device is operating in I2S/LJ target mode as described in [Table 7-11.](#page-27-0)

For optimal performance, the common-mode variation at the device input should be limited to less than 100mVpp for AC-coupled settings. For applications that cannot avoid large common-mode fluctuations, the device offers the modes to configure the device for higher common-mode tolerance for both single-ended and differential applications.

The device supports playback of two channels using the high-performance stereo DAC. The device consists of two pairs of analog output pins (OUTxP and OUTxM) which can be configured in single-ended or differential input mode by setting MD4 and MD5 pins. The input source for these channels is from TDM/I<sup>2</sup>S/LJ interface.

Table 7-10 shows the analog input output configuration modes available with MD4 and MD5 configuration.



#### **Table 7-10. Analog Input and Output Configurations**

Figure 7-6 to [Figure 7-9](#page-24-0) show the typical configuration diagrams for the various input configuration modes and [Figure 7-10](#page-24-0) to [Figure 7-12](#page-25-0) show the typical configuration diagrams for the various output modes.



**Figure 7-6. DC-Coupled Microphone or Line Differential Input Connection**

<span id="page-24-0"></span>



**Figure 7-7. DC-Coupled Microphone or Line Single-Ended Input Connection**



**Figure 7-8. AC-Coupled Microphone or Line Differential Input Connection**



**Figure 7-9. AC-Coupled Microphone or Line Single-Ended Input Connection**







<span id="page-25-0"></span>

**Figure 7-11. Single-ended Output Connection**



**Figure 7-12. Pseudo-differential Output Connection with External Common-Mode Sense**

# *7.3.5 Reference Voltage*

All audio data converters require a DC reference voltage. The TAC5242 achieves low-noise performance by internally generating a low-noise reference voltage. This reference voltage is generated using a band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally using a minimum 1µF capacitor connected from the VREF pin to the analog ground (VSS). The value of this reference voltage, VREF, is set to 2.75V, which in turn supports a  $2V_{RMS}$  differential full-scale input and  $2V_{RMS}$  differential full-scale output to the device. The required minimum AVDD voltage for this VREF voltage is 3V. When the device is configured for 1.8V AVDD supply voltage, the voltage on the VREF pin is 1.375V, which in turn supports a 1V<sub>RMS</sub> differential full-scale input to the device. Do not connect any external load to a VREF pin.

# *7.3.6 Integrated Microphone Bias*

The device integrates a built-in, low-noise microphone bias pin that outputs a high PSRR, low noise output voltage equal to VREF that can be used in the system for biasing electret-condenser microphones or providing the supply to the MEMS analog or digital microphones. The integrated bias amplifier supports up to 5mA of load current that can be used for multiple microphones. When using this MICBIAS pin for biasing or supplying various microphones, avoid any common impedance on the board layout for the MICBIAS connection to minimize coupling across microphones.

# *7.3.7 ADC Signal-Chain*

The TAC5242 ADC signal chain is comprised of very low-noise, high-performance, and low-power analog blocks and configurable digital processing blocks. Figure 7-13 shows a conceptual block diagram for the TAC5242 that highlights the key components of the record-path signal chain.







The high performance and flexibility combined with a compact package make the device optimized for a variety of end-equipments and applications that require multichannel audio capture. The ADC architecture has inherent antialias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band during ADC sampling. Further on in the signal chain, an integrated, high-performance multi-stage digital decimation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation followed by a high-pass filter (HPF) with configurable cut-off frequency described further. The TAC5242 supports sample rates of up to 192kHz in both controller and target mode of operation.



#### <span id="page-27-0"></span>**7.3.7.1 Digital High-Pass Filter**

To remove the DC offset component and attenuate the undesired low-frequency noise content in the record data, the device supports a configurable high-pass filter (HPF) with a -3dB cut-off frequency of 0.000021  $\times$  f<sub>S</sub> or 0.00025  $\times$  f<sub>S</sub>. The HPF is not a channel-independent filter but is globally applicable for all the ADC channels. This HPF is constructed using the first-order infinite impulse response (IIR) filter and is efficient enough to filter out possible DC components of the signal. This configuration is only available in Target I<sup>2</sup>S or LJ modes of operation. In the Target TDM Mode of operation, MD3 is used to set slots for input and output data streams as described in [Table 7-4](#page-19-0) and in Controller Mode, MD3 is used as CCLK input as described in [Table 7-9](#page-22-0), and in these modes, the HPF is by default set to 0.000021  $\times$  f<sub>S</sub>. Additionally, as a lower frequency filter in digital requires a higher value capacitor as well for low droop at the cutoff frequency, the device also adjusts the input cap quick charge time along with the HPF cut-off with this configuration. Table 7-11 shows the MD3 configuration and  $-3$ dB cutoff frequency value and input cap quick charge setting. Figure 7-14 shows a frequency response plot for the HPF filter.







**Figure 7-14. HPF Filter Frequency Response Plot**



#### **7.3.7.2 Configurable Digital Decimation Filters**

The device record channel includes a high dynamic range, built-in digital decimation filter to process the oversampled data from the multibit delta-sigma (ΔΣ) modulator to generate digital data at the same Nyquist sampling rate as the FSYNC rate. The decimation filters in the device can be selected to linear-phase or low-latency filters based on the state of the MD2 and MD1 pins according to [Table 7-3](#page-18-0). This makes the device suitable for a wide variety of audio applications. Following section describes the filter response for different samples rates.

#### *7.3.7.2.1 Linear-phase filters*

The linear-phase decimation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

#### *7.3.7.2.1.1 Sampling Rate: 8kHz or 7.35kHz*

Figure 7-15 and Figure 7-16 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 8kHz or 7.35kHz, and Table 7-12 lists its specifications.







#### **Table 7-12. Linear-phase Decimation Filter Specifications**



#### *7.3.7.2.1.2 Sampling Rate: 16kHz or 14.7kHz*

Figure 7-17 and Figure 7-18 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 16kHz or 14.7kHz, and Table 7-13 lists its specifications.





Group delay or latency Frequency range is 0 to 0.454 × f<sub>S</sub> 16.1 16.1 1/f<sub>S</sub> 16.1 1/f<sub>S</sub>

# **Table 7-13. Linear-phase Decimation Filter Specifications**

#### *7.3.7.2.1.3 Sampling Rate: 24kHz or 22.05kHz*

Figure 7-19 and Figure 7-20 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 24kHz or 22.05kHz, and Table 7-14 lists its specifications.







### **Table 7-14. Linear-phase Decimation Filter Specifications**





#### *7.3.7.2.1.4 Sampling Rate: 32kHz or 29.4kHz*

Figure 7-21 and Figure 7-22 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 32kHz or 29.4kHz, and Table 7-15 lists its specifications.







#### *7.3.7.2.1.5 Sampling Rate: 48kHz or 44.1kHz*

Figure 7-23 and Figure 7-24 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 48kHz or 44.1kHz, and [Table 7-16](#page-31-0) lists its specifications.





<span id="page-31-0"></span>

# **Table 7-16. Linear-phase Decimation Filter Specifications**

### *7.3.7.2.1.6 Sampling Rate: 96kHz or 88.2kHz*

Figure 7-25 and Figure 7-26 respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 96kHz or 88.2kHz, and Table 7-17 lists its specifications.



#### **Table 7-17. Linear-phase Decimation Filter Specifications**



#### *7.3.7.2.1.7 Sampling Rate: 192kHz or 176.4kHz*

[Figure 7-27](#page-32-0) and [Figure 7-28](#page-32-0) respectively show the magnitude response and the pass-band ripple for this decimation filter with a sampling rate of 192kHz or 176.4kHz, and [Table 7-18](#page-32-0) lists its specifications.

<span id="page-32-0"></span>









# *7.3.7.2.2 Low-latency Filters*

For applications where low latency with minimal phase deviation (within the audio band) is critical, the lowlatency decimation filters on the TAC5242 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the  $0.376 \times f_S$  frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

#### *7.3.7.2.2.1 Sampling Rate: 24kHz or 22.05kHz*

Figure 7-29 shows the magnitude response and Figure 7-30 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 24kHz or 22.05kHz. Table 7-19 lists its specifications.





#### **Table 7-19. Low-latency Decimation Filter Specifications**

#### *7.3.7.2.2.2 Sampling Rate: 32kHz or 29.4kHz*

[Figure 7-31](#page-34-0) shows the magnitude response and [Figure 7-32](#page-34-0) shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 32kHz or 29.4kHz. [Table 7-20](#page-34-0) lists its specifications.

<span id="page-34-0"></span>



#### **Table 7-20. Low-latency Decimation Filter Specifications**



#### *7.3.7.2.2.3 Sampling Rate: 48kHz or 44.1kHz*

Figure 7-33 shows the magnitude response and Figure 7-34 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 48kHz or 44.1kHz. Table 7-21 lists its specifications.









# **Table 7-21. Low-latency Decimation Filter Specifications**





#### *7.3.7.2.2.4 Sampling Rate: 96kHz or 88.2kHz*

Figure 7-35 shows the magnitude response and Figure 7-36 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 96kHz or 88.2kHz. Table 7-22 lists its specifications.







#### *7.3.7.2.2.5 Sampling Rate: 192kHz or 176.4kHz*

Figure 7-37 shows the magnitude response and Figure 7-38 shows the pass-band ripple and phase deviation for this decimation filter with a sampling rate of 192kHz or 176.4kHz. [Table 7-23](#page-36-0) lists its specifications.



<span id="page-36-0"></span>



# **Table 7-23. Low-latency Decimation Filter Specifications**



#### *7.3.8 DAC Signal-Chain*

Figure 7-39 shows the key components of the playback signal chain.





The DAC signal chain offers a highly flexible low-noise playback path for low-noise and high-fidelity audio applications. This low-noise and low-distortion, multi-bit, delta-sigma DAC enables the TAC5242 to achieve a high dynamic range in very low power. Moreover, the DAC architecture has inherent anti-alias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band. The TAC5242 also integrates a high-performance multi-stage digital interpolation filter that sharply cuts off any out-of-band frequency noise with high stop-band attenuation.



#### **7.3.8.1 Digital Interpolation Filters**

The device playback channel includes a high dynamic range and a built-in digital interpolation filter to process the input data stream to generate a digital data stream for a multibit delta-sigma (ΔΣ) modulator. The interpolation filters in the device can be selected to linear phase or low-latency filters based on the state of the MD2 and MD1 pins according to [Table 7-3.](#page-18-0) This makes them suitable for a wide variety of audio applications. The following section describes the filter response for different sample rates.

#### *7.3.8.1.1 Linear-phase filters*

The linear-phase interpolation filters are the default filters set by the device and can be used for all applications that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter. The filter performance specifications and various plots for all supported output sampling rates are listed in this section.

#### *7.3.8.1.1.1 Sampling Rate: 8kHz or 7.35kHz*

Figure 7-40 and Figure 7-41 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 8kHz or 7.35kHz, and Table 7-24 lists its specifications.







#### **Table 7-24. Linear-phase Interpolation Filter Specifications**



#### *7.3.8.1.1.2 Sampling Rate: 16kHz or 14.7kHz*

Figure 7-42 and Figure 7-43 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 16kHz or 14.7kHz, and Table 7-25 lists its specifications.





### **Table 7-25. Linear-phase Interpolation Filter Specifications**

#### *7.3.8.1.1.3 Sampling Rate: 24kHz or 22.05kHz*

Figure 7-44 and Figure 7-45 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 24kHz or 22.05kHz, and Table 7-26 lists its specifications.





#### **Table 7-26. Linear-phase Interpolation Filter Specifications**







#### *7.3.8.1.1.4 Sampling Rate: 32kHz or 29.4kHz*

Figure 7-46 and Figure 7-47 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 32kHz or 29.4kHz, and Table 7-27 lists its specifications.







# *7.3.8.1.1.5 Sampling Rate: 48kHz or 44.1kHz*

Figure 7-48 and Figure 7-49 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 48kHz or 44.1kHz, and [Table 7-28](#page-41-0) lists its specifications.





<span id="page-41-0"></span>

### **Table 7-28. Linear-phase Interpolation Filter Specifications**

# *7.3.8.1.1.6 Sampling Rate: 96kHz or 88.2kHz*

Figure 7-50 and Figure 7-51 respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 96kHz or 88.2kHz, and Table 7-29 lists its specifications.





# **Table 7-29. Linear-phase Interpolation Filter Specifications**

#### *7.3.8.1.1.7 Sampling Rate: 192kHz or 176.4kHz*

[Figure 7-52](#page-42-0) and [Figure 7-53](#page-42-0) respectively show the magnitude response and the pass-band ripple for this interpolation filter with a sampling rate of 192kHz or 176.4kHz, and [Table 7-30](#page-42-0) lists its specifications.

<span id="page-42-0"></span>









# *7.3.8.1.2 Low-latency Filters*

For applications where low latency with minimal phase deviation (within the audio band) is critical, the lowlatency interpolation filters on the TAC5242 can be used. The device supports these filters with a group delay of approximately seven samples with an almost linear phase response within the  $0.376 \times f_S$  frequency band. This section provides the filter performance specifications and various plots for all supported output sampling rates for the low-latency filters.

#### *7.3.8.1.2.1 Sampling Rate: 24kHz or 22.05kHz*

Figure 7-54 shows the magnitude response and Figure 7-55 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 24kHz or 22.05kHz. Table 7-31 lists its specifications.







#### *7.3.8.1.2.2 Sampling Rate: 32kHz or 29.4kHz*

[Figure 7-56](#page-44-0) shows the magnitude response and [Figure 7-57](#page-44-0) shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 32kHz or 29.4kHz. [Table 7-32](#page-44-0) lists its specifications.

<span id="page-44-0"></span>







#### *7.3.8.1.2.3 Sampling Rate: 48kHz or 44.1kHz*

Figure 7-58 shows the magnitude response and Figure 7-59 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 48kHz or 44.1kHz. Table 7-33 lists its specifications.





**Figure 7-59. Low-latency Interpolation Filter Pass-Band Ripple and Phase Deviation**

# **Table 7-33. Low-latency Interpolation Filter Specifications**



Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLASF27A&partnum=TAC5242)* 45





#### *7.3.8.1.2.4 Sampling Rate: 96kHz or 88.2kHz*

Figure 7-60 shows the magnitude response and Figure 7-61 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 96kHz or 88.2kHz. Table 7-34 lists its specifications.







# **Table 7-34. Low-latency Interpolation Filter Specifications**

#### *7.3.8.1.2.5 Sampling Rate: 192kHz or 176.4kHz*

Figure 7-62 shows the magnitude response and Figure 7-63 shows the pass-band ripple and phase deviation for this interpolation filter with a sampling rate of 192kHz or 176.4kHz. [Table 7-35](#page-46-0) lists its specifications.



<span id="page-46-0"></span>

**Table 7-35. Low-latency Interpolation Filter Specifications**

# **7.4 Device Functional Modes**

# *7.4.1 Active Mode*

The device wakes up in active mode when AVDD and IOVDD are available. MD0 pin sets the type of audio serial interface and should be configured along with the supplies. Further, configure all other hardware control mode pins (MD1, MD2, MD3, MD4, and MD5) for the desired mode of operation before enabling the clocks for the device.

In active mode, when the audio clocks are available, the device automatically powers up all the ADC and DAC channels and starts receiving and transmitting data over the audio serial interface as per the configurations. If the clocks are stopped, then the device auto-powers down the ADC and DAC channels.

Stopping the clocks or clock error triggers an interrupt on the GPO pin. This is a latched interrupt that can be cleared by power-cycling the device supplies.



# <span id="page-47-0"></span>**8 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# **8.1 Application Information**

The TAC5242 is a pin or hardware-controlled, high-performance stereo audio codec that supports sample rates of up to 192kHz on both the record and playback paths. The device can be configured by controlling the Mode pins MD0 to MD5 and can support 1.8V or 3.3V AVDD analog power supply along with flexible digital audio interfaces of I2S/TDM/LJ. The ADC has differential and single-ended input capabilities and can support both line-in and microphone inputs for stereo recording with high dynamic range, and the DAC supports various output configurations like 2-channel differential, single-ended or pseudo-differential with external common-mode sense outputs with options for headphone and line-out drive capabilities.

#### **8.2 Typical Application**

#### *8.2.1 Application*

Figure 8-1 shows a typical configuration of the TAC5242 for an application using a 2-channel differential ACcoupled microphone operation and a 2-channel differential line-out operation with a Target Mode I2S audio serial data interface. For best distortion performance, use input AC-coupling capacitors with a low-voltage coefficient.







#### *8.2.2 Design Requirements*

Table 8-1 lists the design parameters for this application.



**Table 8-1. Design Parameters**

#### *8.2.3 Detailed Design Procedure*

This section describes the necessary steps to configure the TAC5242 for this specific application.

- 1. Audio Serial Interface (ASI) Mode is configured based on the MD0 pin setting which needs to be provided along with the power supplies. Configure MD0 to be either pulled up to AVDD or down to VSS with appropriate resistor values. MD0 is to be grounded for this application case.
- 2. Apply power to the device:
	- a. Power up the IOVDD and AVDD power supplies.
	- b. Ensure that the MD0 pin setting is stable as soon as power supplies are up and wait for at least 2ms to allow the device to initialize for this mode of operation.
	- c. The device now goes into sleep mode (low-power mode <1.5mA)
- 3. Configure the Mode pins MD1 to MD5 as per the system requirements:
	- a. Pull up to IOVDD or pull down to VSS on MD1 to MD5 pins as per the required configuration. The MD1 to MD5 pins are grounded for this application's use-case.
- 4. Apply the ASI clocks (BCLK and FSYNC) to wake up the device.
- 5. To put the device back in sleep mode, stop the clocks:
	- a. Wait at least 100ms to allow the device to complete the shutdown sequence.
	- b. Change the device configurations by changing MD1 to MD5 pin settings as per requirement.
- 6. To change the ASI mode, re-configure the MD0 pin and power-cycle the device.
- 7. Repeat steps 1-6 as required for mode transitions.

#### *8.2.4 Application Performance Plots*

At T<sub>A</sub> = 25°C, AVDD = 3.3V, IOVDD = 3.3V,  $f_{IN}$  = 1kHz sinusoidal signal,  $f_S$  = 48kHz, 32-bit audio data, BCLK  $= 256 \times f_{\rm S}$ , TDM target mode, and linear phase decimation and interpolation filters, with differential AC-coupled line-input configuration and 1200Ω line-out load in differential configuration; measured filter free with an Audio Precision with a 20Hz to 20kHz un-weighted bandwidth, unless otherwise noted



<span id="page-49-0"></span>

# **8.3 Power Supply Recommendations**

The power supply sequence between the IOVDD and AVDD rails can be applied in any order. MD0 pin should be provided along with the power supplies and should be stable as soon as the supplies are settled to the recommended operating voltage levels. Only initiate the clocks to initialize the device after all the other Mode pins (MD1 to MD5) are also stable.

For the supply power-up requirement,  $t_1$ ,  $t_2$  and  $t_3$  must be at least 2ms to allow the device to initialize the internal settings. See the *[Section 7.3.1](#page-18-0)* for details on how the device operates in various modes after the device power supplies are settled to the recommended operating voltage levels. For the supply power-down requirement,  $t_4$ ,  $t_5$  and  $t_6$  must be at least 10ms. This timing (as shown in [Figure 8-6\)](#page-50-0) allows the device to ramp down the volume on the record and playback data, power down the analog and digital blocks, and put the device into a low power mode.

<span id="page-50-0"></span>



**Figure 8-6. Power-Supply Sequencing Requirement Timing Diagram**

Make sure that the supply ramp rate is slower than 0.1V/us and that the wait time between a power-down and a power-up event is at least 100ms.

The TAC5242 supports a single AVDD supply operation by integrating an on-chip digital regulator, DREG, and an internal analog regulator.

# **8.4 Layout**

#### *8.4.1 Layout Guidelines*

Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize the device performance:

- Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area directly under the device, to the ground planes. This connection helps dissipate heat from the device.
- Use the same ground between VSS and VSSA to avoid any potential voltage difference between them.
- The decoupling capacitors for the power supplies must be placed close to the device pins.
- Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing digital and analog signals to prevent undesirable crosstalk.
- Avoid running high-frequency clock and control signals near INxx and OUTxx pins where possible.
- The device internal voltage references must be filtered using external capacitors. Place the filter capacitors near the VREF pin for good performance.
- Directly tap the MICBIAS pin to avoid common impedance when routing the biasing or supply traces for multiple microphones to avoid coupling across microphones.
- Provide a direct connection from the VREF and MICBIAS external capacitor ground terminal to the VSS pin.
- Place the MICBIAS capacitor (with low equivalent series resistance) close to the device with minimal trace impedance.
- Use ground planes to provide the lowest impedance for power and signal current between the device and the decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and all device grounds must be connected directly to that area.



# *8.4.2 Layout Example*



**Figure 8-7. Example Layout**

<span id="page-52-0"></span>

# **9 Device and Documentation Support**

# **9.1 Documentation Support**

#### *9.1.1 Related Documentation*

For related documentation see the following:

• Texas Instruments, *[TAx5x42EVM-K Hardware Control Evaluation Module](https://www.ti.com/lit/pdf/slau904)* User's Guide

### **9.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **9.3 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

#### **9.4 Trademarks**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **9.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **9.6 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

# **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



# **11 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

# **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**









# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Nov-2024



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **RGE 24 VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4204104/H

# **RGE0024R**

# **PACKAGE OUTLINE**

# **VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- per ASME Y14.5M.<br>This drawing is subject to change without notice.
- 
- 



# **EXAMPLE BOARD LAYOUT**

# **RGE0024R VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 
- on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RGE0024R VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated