









TCAN1042H, TCAN1042HG TCAN1042HGV, TCAN1042HV SLLSES7D - MARCH 2016 - REVISED OCTOBER 2021

# TCAN1042 Fault Protected CAN Transceiver with CAN FD

#### 1 Features

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- 'Turbo' CAN:
  - All devices support classic CAN and 2 Mbps CAN FD (flexible data rate) and "G" options support 5 Mbps
  - Short and symmetrical propagation delay times and fast loop times for enhanced timing margin
  - Higher data rates in loaded CAN networks
- I/O Voltage range supports 3.3 V and 5 V MCUs
- Ideal passive behavior when unpowered
  - Bus and logic terminals are high impedance (no load)
  - Power up/down with glitch free operation on bus and RXD output
- Protection features
  - HBM ESD protection: ±16 kV
  - IEC ESD protection up to ±15 kV
  - Bus Fault protection: ±58 V (non-H variants) and ±70 V (H variants)
  - Undervoltage protection on V<sub>CC</sub> and V<sub>IO</sub> (V variants only) supply terminals
  - Driver dominant time out (TXD DTO) Data rates down to 10 kbps
  - Thermal shutdown protection (TSD)
- Receiver common mode input voltage: ±30 V
- Typical loop delay: 110 ns
- Junction temperatures from -55°C to 150°C
- Available in SOIC(8) package and leadless VSON (8) package (3.0 mm x 3.0 mm) with improved automated optical inspection (AOI) capability

# 2 Applications

- All devices support highly loaded CAN networks
- Heavy machinery ISOBUS applications -ISO 11783
- Industrial automation, control, sensors and drive systems
- Building, security and climate control automation

- Telecom base station status and control
- CAN Bus standards such as CANopen, DeviceNet, NMEA2000, ARNIC825, ISO11783, CANaerospace


# 3 Description

This CAN transceiver family meets the ISO11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. All devices are designed for use in CAN FD networks up to 2 Mbps (megabits per second). Devices with part numbers that include the "G" suffix are designed for data rates up to 5 Mbps, and versions with the "V" have a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level. This family has a low power standby mode with remote wake request feature. Additionally, all devices include many protection features to enhance device and network robustness.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE
TCAN1042x	SOIC (8)	4.90 mm × 3.91 mm
	VSON (8)	3.00 mm x 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



- Terminal 5 function is device dependent; NC on devices without the "V" suffix, and V<sub>IO</sub> for I/O level shifting for devices with the "V" suffix.
- RXD logic output is driven to  $V_{CC}$  on devices without the "V" suffix, and V<sub>IO</sub> for devices with the "V" suffix.

# **Functional Block Diagram**



# **Table of Contents**

1 Features	1	9 Detailed Description	18
2 Applications	1	9.1 Overview	
3 Description	1	9.2 Functional Block Diagram	18
4 Revision History	<mark>2</mark>	9.3 Feature Description	
5 Device Comparison Table		9.4 Device Functional Modes	
6 Pin Configurations and Functions	5	10 Application and Implementation	<mark>26</mark>
7 Specifications		10.1 Application Information	
7.1 Absolute Maximum Ratings		10.2 Typical Applications	
7.2 ESD Ratings		11 Power Supply Recommendations	
7.3 ESD Ratings, Specifications		12 Device and Documentation Support	
7.4 Recommended Operating Conditions		12.1 Receiving Notification of Documentation	
7.5 Thermal Information		12.2 Support Resources	
7.6 Power Rating		12.3 Trademarks	
7.7 Electrical Characteristics		12.4 Electrostatic Discharge Caution	
7.8 Switching Characteristics		12.5 Glossary	32
7.9 Typical Characteristics		13 Mechanical, Packaging, and Orderable	
8 Parameter Measurement Information	14	Information	32
NOTE: Page numbers for previous revisions  Changes from Revision C (April 2017) to I	Revision D	(October 2021)	Page
Deleted devices: TCAN1042, TCAN1042	G, TCAN10	42GV, and TCAN1042V	1
• Added footnote to the GND pin in the Pin	Functions to	able	5
		ormation table	
Changes the tale in Section 6.6.7.2	•••••		
Changes from Revision B (August 2016) t	o Revision	C (April 2017)	Page
		aft of ISO 11898-2 Physical Layer Update"	
		898-2:2007 and ISO 11898-2:2003 Physical L	
		D 11898-5:2007 Physical Layer Standards"	
		CAN FD" To: "All Devices Support Classic C	
· Changed Charged Device Model (CDM) I	From: ±750	To: ±1500 in the <i>ESD Ratings</i> table	6
· Changed TBD to values for the DRB (VS)	ON) Packag	e in the ESD Ratings table	<mark>6</mark>
Added the <i>Power Rating</i> table			8
		table	
		tics table	
<ul> <li>Deleted "V<sub>1</sub> = 0.4 sin (4F6 π t) + 2.5 V" from the best of the control of the con</li></ul>	on the Test	Condition of C <sub>I</sub> in the <i>Receiver Electrical Chai</i>	racteristics
		of C in the Descriver Flestries Characteristic	
		of C <sub>ID</sub> in the Receiver Electrical Characteristic	
		<sub>ID</sub> and R <sub>IN</sub> in the <i>Receiver Electrical Characte</i>	
· Added Note 2 and Changed Table 9-2, Bt	us outpu	Ficolumn	20



#### www.ti.com

Changes from Revision A (May 2016) to Revision B (August 2016)	Page
Added devices: TCAN1042, TCAN1042G, TCAN1042GV, and TCAN1042V	1
• Changed Feature From: Added Bus Fault Protection: ±70 V To: Bus Fault Protection: ±58 V (	non-H variants)
and ±70 V (H variants)	1
Added Feature "Available in SOIC(8) package and leadless VSON(8) package"	
Added new devices to the Device Comparison Table	
Added the DRB package to the <i>Thermal Information</i> table	
• Changed the t <sub>MODE</sub> TYP value From: 1 μs To: 9 μS in the Switching Characteristics table	
Changed Standby Mode section	
Changes from Revision * (March 2016) to Revision A (May 2016)	Page
Added the VSON (8) pin package to the Device Information table	1
Added the VSON (8) pin package to the Pin Configuration and Functions	
Changed OTP to TSD in the Functional Block Diagram	
Added Note 2 to Table 9-1	20
Added Note 1 to Table 9-2	20
Added pin number to the Layout Example image	



# **5 Device Comparison Table**

DEVICE NUMBER	BUS FAULT PROTECTION	5-Mbps FLEXIBLE DATA RATE	3-V LEVEL SHIFTER INTEGRATED	PIN 8 MODE SELECTION
TCAN1042 (Base)	±58 V			
TCAN1042G	±58 V	X		
TCAN1042GV	±58 V	X	X	
TCAN1042V	±58 V		X	Low Power Standby Mode
TCAN1042H	±70 V			with Remote Wake
TCAN1042HG	±70 V	X		
TCAN1042HGV	±70 V	X	X	
TCAN1042HV	±70 V		X	



# **6 Pin Configurations and Functions**




Figure 6-1. D Package for Base, (H), (G) and (HG) Devices8 PIN (SOIC) Top View




Figure 6-2. DRB Package for Base, (H), (G) and (HG) Devices 8 PIN (VSON) Top View




Figure 6-3. D Package for (V), (HV), (GV), and (HGV) Devices 8 PIN (SOIC) Top View




Figure 6-4. DRB Package for (V), (HV), (GV), and (HGV) Devices 8 PIN (VSON) Top View

Table 6-1. Pin Functions

	PINS			
NAME	(H), (G), (HG)	(V), (GV), (HV), (HGV)	TYPE	DESCRIPTION
TXD	1	1	DIGITAL INPUT	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
GND <sup>(1)</sup>	2	2	GND	Ground connection
VCC	3	3	POWER	Transceiver 5-V supply voltage
RXD	4	4	DIGITAL OUTPUT	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
NC	5	_	_	No Connect
V <sub>IO</sub>	_	5	POWER	Transceiver I/O level shifting supply voltage (Devices with "V" suffix only)
CANL	6	6	BUS I/O	Low level CAN bus input/output line
CANH	7	7	BUS I/O	High level CAN bus input/output line
STB	8	8	DIGITAL INPUT	Standby Mode control input (active high)

<sup>(1)</sup> For DRB (VSON) package options, the thermal pad may be connected to GND in order to optimize the thermal characteristics of the package.



# 7 Specifications

over operating free-air temperature range (unless otherwise noted) (1) (2)

# 7.1 Absolute Maximum Ratings

			MIN	MAX	UNIT
V <sub>CC</sub>	5-V Bus Supply Voltage Range	All Devices	-0.3	7	V
V <sub>IO</sub>	I/O Level-Shifting Voltage Range	Devices with the "V" Suffix	-0.3	7	V
V <sub>BUS</sub>	CAN Bus I/O voltage range (CANH, CANL)	Devices with the "H" Suffix	-70	70	V
V <sub>(Logic_Input)</sub>	Logic input terminal voltage range (TXD, S)		-0.3	+7 and V <sub>I</sub> ≤ V <sub>IO</sub> + 0.3	V
V <sub>(Logic_Output)</sub>	Logic output terminal voltage range (RXD)	All Devices	-0.3	+7 and V <sub>I</sub> ≤ V <sub>IO</sub> + 0.3	V
I <sub>O(RXD)</sub>	RXD (Receiver) output current		-8	8	mA
TJ	Virtual junction temperature range (see The	ermal Information table)	-55	150	°C
T <sub>STG</sub>	Storage temperature range (see Thermal In	nformation table)	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 7.2 ESD Ratings

	TEST CONDITIONS	VALUE	UNIT	
D (SOIC) Package		,	•	
LL D. d. M. d. L. (LDM) FOD	All terminals <sup>(1)</sup>	±6000	V	
Human Body Model (HBM) ESD stress voltage	CAN bus terminals (CANH, CANL) to GND <sup>(2)</sup>	±16000	] v	
Charged Device Model (CDM) ESD stress voltage	All terminals <sup>(3)</sup>	±1500		
Machine Model (MM)	All terminals <sup>(4)</sup>	±200	] v	
DRB (VSON) Package	·			
Liver on Dady Mandal (LIDNA) FOD attention	All terminals <sup>(1)</sup>	±6000		
Human Body Model (HBM) ESD stress voltage	CAN bus terminals (CANH, CANL) to GND <sup>(2)</sup>	±16000	]	
Charged Device Model (CDM) ESD stress voltage	All terminals <sup>(3)</sup>	±1500	V	
Machine Model (MM)	All terminals <sup>(4)</sup>	±200	] v	

- (1) Tested in accordance to JEDEC Standard 22, Test Method A114.
- (2) Test method based upon JEDEC Standard 22 Test Method A114, CAN bus is stressed with respect to GND.
- (3) Tested in accordance to JEDEC Standard 22, Test Method C101.
- (4) Tested in accordance to JEDEC Standard 22, Test Method A115.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to ground terminal.



# 7.3 ESD Ratings, Specifications

	TEST C	ONDITIONS	VALUE	UNIT
D (SOIC) Package				
System Lavel Floatro Static Discharge (ESD)	CAN bus terminals (CANH,	IEC 61000-4-2: Unpowered Contact Discharge	±15000	V
System Level Electro-Static Discharge (ESD)	CANL) to GND	IEC 61000-4-2: Powered on Contact Discharge	""	V
System Level Electrical fast transient (EFT)	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-4: Criteria A	±4000	V
DRB (VSON) Package	,	1	1	
Custom Laval Flactra Ctatia Discharge (FCD)	CAN bus terminals (CANH,	IEC 61000-4-2: Unpowered Contact Discharge	±14000	V
System Level Electro-Static Discharge (ESD)	CANL) to GND	IEC 61000-4-2: Powered on Contact Discharge	±8000	ľ
System Level Electrical fast transient (EFT)	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-4: Criteria A	±4000	V



# 7.4 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	5-V Bus Supply Voltage Range	4.5	5.5	V
V <sub>IO</sub>	I/O Level-Shifting Voltage Range	3	5.5	·
I <sub>OH(RXD)</sub>	RXD terminal HIGH level output current	-2		mA
I <sub>OL(RXD)</sub>	RXD terminal LOW level output current		2	IIIA

#### 7.5 Thermal Information

			TCA	N1042	
	Thermal Metric <sup>(1)</sup>	TEST CONDITIONS	D (SOIC)	DRB (VSON)	UNIT
			8 Pins	8 Pins	
R <sub>θJA</sub>	Junction-to-air thermal resistance	High-K thermal resistance <sup>(2)</sup>	105.8	48.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance <sup>(3)</sup>		46.8	17.2	°C/W
$R_{\theta JC(TOP)}$	Junction-to-case (top) thermal resistance <sup>(4)</sup>		48.3	37.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>		8.7	1.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>		46.2	17.1	°C/W
T <sub>TSD</sub>	Thermal shutdown temperature		170	170	°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis		5	5	°C

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-top characterization parameter,  $\Psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ<sub>JB</sub> estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

# 7.6 Power Rating

	PARAMETER	TEST CONDITIONS	POWER DISSIPATION	UNIT
D	Average power dissipation	$V_{CC}$ = 5 V, $V_{IO}$ = 5 V (if applicable), $T_J$ = 27°C, $R_L$ = 60 Ω, S at 0 V, Input to TXD at 250 kHz, $C_{L\_RXD}$ = 15 pF. Typical CAN operating conditions at 500 kbps with 25% transmission (dominant) rate.	52	mW
P <sub>D</sub>	Average power dissipation	$V_{CC}$ = 5.5 V, $V_{IO}$ = 5.5 V (if applicable), $T_J$ = 150°C, $R_L$ = 50 $\Omega,$ S at 0 V, Input to TXD at 500 kHz, $C_{L\ RXD}$ = 15 pF. Typical high load CAN operating conditions at 1 Mbps with 50% transmission (dominant) rate and loaded network.	124	mW



#### 7.7 Electrical Characteristics

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to 125°C (unless otherwise noted).

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Supply Chara	cteristics						
		Normal mode	See Figure 8-1, TXD = 0 V, $R_L$ = 60 $\Omega$ , $C_L$ = open, $R_{CM}$ = open, STB = 0 V, Typical Bus Load		40	70	
		(dominant)	See Figure 8-1, TXD = 0 V, $R_L$ = 50 $\Omega$ , $C_L$ = open, $R_{CM}$ = open, STB = 0 V, High Bus Load		45	80	
		Normal mode (dominant – with bus fault)	See Figure 8-1, TXD = 0 V, STB = 0 V, CANH = -12 V, R <sub>L</sub> = open, C <sub>L</sub> = open, R <sub>CM</sub> = open			180	mA
I <sub>CC</sub>	5-V supply current	Normal mode (recessive)	See Figure 8-1, TXD = $V_{CC}$ or $V_{IO}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open, $R_{CM}$ = open, STB = 0 V		1.5	2.5	
		Standby mode	Devices with the "V" suffix (I/O level-shifting), $V_{CC}$ not needed in Standby mode, See Figure 8-1, TXD = $V_{IO}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open, $R_{CM}$ = open, STB = $V_{IO}$		0.5	5	
			Devices without the "V" suffix (5-V only), See Figure 8-1, TXD = $V_{CC}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open, $R_{CM}$ = open, STB = $V_{CC}$			22	μA
		Normal mode	RXD floating, TXD = STB = 0 or 5.5 V		90	300	
I <sub>IO</sub>	I/O supply current	Standby mode	RXD floating, TXD = STB = $V_{IO}$ , $V_{CC}$ = 0 or 5.5 V		12	17	
UV <sub>VCC</sub>	Rising undervoltage detection on V <sub>CC</sub> for protected mode				4.2	4.4	V
	Falling undervoltage detection on V <sub>CC</sub> for protected mode	All devices	3.8	4.0	4.25	•	
V <sub>HYS(UVVCC)</sub>	Hysteresis voltage on	UV <sub>VCC</sub>			200		mV
UV <sub>VIO</sub>	Undervoltage detection mode	n on V <sub>IO</sub> for protected	Devices with the "V" suffix (I/O level-shifting)	1.3		2.75	V
V <sub>HYS(UVVIO)</sub>	Hysteresis voltage on	UV <sub>VIO</sub> for protected mode			80		mV
STB Terminal	(Mode Select Input)						
V <sub>IH</sub>	High-level input voltage	۵	Devices with the "V" suffix (I/O level-shifting)	$0.7 \times V_{IO}$			
VIН	Tilgri-lever input voltag		Devices without the "V" suffix (5-V only)	2			V
V <sub>IL</sub>	Low-level input voltag	۵	Devices with the "V" suffix (I/O level-shifting)			$0.3 \times V_{IO}$	V
V IL	Low-level input voitag	<b>G</b>	Devices without the "V" suffix (5-V only)			8.0	
I <sub>IH</sub>	High-level input leaka	ge current	STB = V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	-2		2	
I <sub>IL</sub>	Low-level input leakag	ge current	STB = 0V, V <sub>CC</sub> = V <sub>IO</sub> = 5.5 V	-20	0	-2	μΑ
$I_{lkg(OFF)}$	Unpowered leakage of	urrent	STB = 5.5 V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V	-1	0	1	
TXD Terminal	(CAN Transmit Data In	put)					
V <sub>IH</sub>	High-level input voltage	ie	Devices with the "V" suffix (I/O level-shifting)	0.7 x V <sub>IO</sub>			
111	.g	,	Devices without the "V" suffix (5-V only)	2			V
V <sub>IL</sub>	Low-level input voltag	e	Devices with the "V" suffix (I/O level-shifting)			$0.3 \times V_{IO}$	•
- 12		<del>-</del>	Devices without the "V" suffix (5-V only)			0.8	
I <sub>IH</sub>	High-level input leaka	ge current	$TXD = V_{CC} = V_{IO} = 5.5 \text{ V}$	-2.5	0	1	
I <sub>IL</sub>	Low-level input leakag	ge current	$TXD = 0 \text{ V}, V_{CC} = V_{IO} = 5.5 \text{ V}$	-100	-25	-7	μΑ
$I_{lkg(OFF)}$	Unpowered leakage o	urrent	$TXD = 5.5 \text{ V}, V_{CC} = V_{IO} = 0 \text{ V}$	-1	0	1	
C <sub>I</sub>	Input capacitance		$V_{IN} = 0.4 \text{ x sin}(2 \text{ x } \pi \text{ x } 2 \text{ x } 10^6 \text{ x t}) + 2.5 \text{ V}$		5		pF



# 7.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_A = -55$ °C to 125°C (unless otherwise noted).

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
RXD Termina	I (Can Receive Data Ou	tput)							
V <sub>OH</sub>	High-level output voltage		Devices with the "V" suffix (I/O level-shifting), See Figure 8-2, $I_O = -2$ mA.						
VOH	r iigir-iever output voita	ge	Devices without the "V" suffix (5V only), See Figure 8-2, I <sub>O</sub> = -2 mA.	4	4.6		V		
			Devices with the "V" suffix (I/O levelshifting), See Figure 8-2, I <sub>O</sub> = +2 mA.			0.2 x V <sub>IO</sub>	I		
V <sub>OL</sub>	Low-level output volta	ge	Devices without the "V" suffix (5-V only), See Figure 8-2, I <sub>O</sub> = +2 mA.		0.2	0.4			
I <sub>lkg(OFF)</sub>	Unpowered leakage co	urrent	RXD = 5.5 V, V <sub>CC</sub> = 0 V, V <sub>IO</sub> = 0 V	-1	0	1	μA		
Driver Electri	ical Characteristics								
	Bus output voltage	CANH	See Figure 8-1 and Figure 9-3, TXD = 0 V,	2.75		4.5			
V <sub>O(DOM)</sub>	(dominant)	CANL	STB = 0 V, 50 $\Omega \le R_L \le 65 \Omega$ , $C_L$ = open, $R_{CM}$ = open	0.5		2.25	Ī		
V <sub>O(REC)</sub>	Bus output voltage (recessive)	CANH and CANL	See Figure 8-1 and Figure 9-3, TXD = $V_{CC}$ or $V_{IO}$ , $V_{IO}$ = $V_{CC}$ , STB = 0 V , $R_L$ = open (no load), $R_{CM}$ = open	2	0.5 × V <sub>CC</sub>	3			
				CANH		-0.1	0	0.1	Ì
V <sub>O(STB)</sub>	Bus output voltage (Standby mode)	CANL	See Figure 8-1 and Figure 9-3, STB = V <sub>IO</sub> , $R_L = \text{open (no load)}, R_{CM} = \text{open}$	-0.1	0	0.1	-		
	(=====,==,	CANH - CANL		-0.2	0	0.2			
V <sub>OD(DOM)</sub>	Differential output voltage (dominant)		See Figure 8-1 and Figure 9-3, TXD = 0 V, STB = 0 V, $45 \Omega \le R_L < 50 \Omega$ , $C_L$ = open, $R_{CM}$ = open	1.4		3			
		CANH - CANL	See Figure 8-1 and Figure 9-3, TXD = 0 V, STB = 0 V, $50 \Omega \le R_L \le 65 \Omega$ , $C_L = open, R_{CM} = open$	1.5		3			
			See Figure 8-1 and Figure 9-3, TXD = 0 V, STB = 0 V, $R_L$ = 2240 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	1.5		5			
.,	Differential output	CANH - CANL	See Figure 8-1 and Figure 9-3, TXD = $V_{CC}$ , STB = 0 V, $R_L$ = 60 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	-120		12	mV		
V <sub>OD(REC)</sub>	voltage (recessive)	CAINH - CAINL	See Figure 8-1 and Figure 9-3, TXD = $V_{CC}$ , STB = 0 V, $R_L$ = open (no load), $C_L$ = open, $R_{CM}$ = open	-50		50			
V <sub>SYM</sub>	Output symmetry (don ( V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )		See Figure 8-1 and Figure 10-2, STB at 0 V, $R_{term}$ = 60 $\Omega$ , $C_{split}$ = 4.7 nF, $C_L$ = open, $R_{CM}$ = open, $T_{XD}$ = 250 kHz, 1 MHz	0.9		1.1	V/V		
V <sub>SYM_DC</sub>	DC Output symmetry (dominant or recessive) $(V_{CC} - V_{O(CANH)} - V_{O(CANL)})$		See Figure 8-1 and Figure 9-3, STB = 0 V, $R_L = 60 \Omega$ , $C_L = open$ , $R_{CM} = open$	-0.4		0.4	V		
. Short-circuit steady-state output current.		See Figure 9-3 and Figure 8-7, STB at 0 V, V <sub>CANH</sub> = -5 V to 40 V, CANL = open, TXD = 0 V	-100			mA			
	dominant, Normal mod	le	See Figure 9-3 and Figure 8-7, STB at 0 V, V <sub>CANL</sub> = -5 V to 40 V, CANH = open, TXD = 0 V			100	IIIA		
I <sub>OS(SS_REC)</sub>	Short-circuit steady-starecessive, Normal mod		See Figure 9-3 and Figure 8-7, STB at 0 V, $-27 \text{ V} \le \text{V}_{\text{BUS}} \le 32 \text{ V}$ , Where $\text{V}_{\text{BUS}} = \text{CANH} = \text{CANL}$ , TXD = $\text{V}_{\text{CC}}$	-5		5	mA		



# 7.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_A = -55^{\circ}C$  to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Receiver Elec	ctrical Characteristics		<u>'</u>	'		
V <sub>CM</sub>	Common mode range, Normal mode	See Figure 8-2 and Table 8-1, STB = 0 V	-30		+30	V
V <sub>IT+</sub>	Positive-going input threshold voltage, Normal mode	See Figure 8-2, Table 9-5 and Table 8-1,			900	
$V_{IT-}$	Negative-going input threshold voltage, Normal mode	STB = 0 V, -20 V ≤ V <sub>CM</sub> ≤ +20 V	500			
V <sub>IT+</sub>	Positive-going input threshold voltage, Normal mode	See Figure 8-2, Table 9-5 and Table 8-1,			1000	mV
V <sub>IT</sub>	Negative-going input threshold voltage, Normal mode	STB = 0 V, -30 V ≤ V <sub>CM</sub> ≤ +30 V	400			
V <sub>HYS</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> ), Normal mode	sis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> ), Normal mode See Figure 8-2, Table 9-5 and Table 8-1, STB = 0 V		120		
		Devices with the "V" suffix (I/O level- shifting), See Figure 8-2, Table 9-5 and Table 8-1, STB = $V_{IO}$ , 4.5 V $\leq$ $V_{IO} \leq$ 5.5 V	-12		12	
V <sub>CM</sub>	Common mode range, Standby mode	Devices with the "V" suffix (I/O level- shifting), See Figure 8-2, Table 9-5 and Table 8-1, STB = $V_{IO}$ , 3.0 V $\leq$ $V_{IO} \leq$ 4.5 V	-2		+7	٧
		Devices without the "V" suffix (5V only), See Figure 8-2, Table 9-5 and Table 8-1, STB = V <sub>CC</sub>	-12		12	
V <sub>IT(STANDBY)</sub>	Input threshold voltage, Standby mode	STB = V <sub>CC</sub> or V <sub>IO</sub>	400		1150	mV
I <sub>LKG(IOFF)</sub>	Power-off (unpowered) bus input leakage current	CANH = CANL = 5 V, V <sub>CC</sub> = V <sub>IO</sub> = 0 V			4.8	μA
C <sub>I</sub>	Input capacitance to ground (CANH or CANL)	$TXD = V_{CC},  V_{IO} = V_{CC}$		24	30	pF
C <sub>ID</sub>	Differential input capacitance (CANH to CANL)	$TXD = V_{CC},  V_{IO} = V_{CC}$		12	15	þΓ
R <sub>ID</sub>	Differential input resistance	TXD = V <sub>CC</sub> = V <sub>IO</sub> = 5 V, STB = 0 V,	30		80	kΩ
R <sub>IN</sub> Input resistance (CANH or CANL)		-30 V ≤ V <sub>CM</sub> ≤ +30 V	15		40	K12
R <sub>IN(M)</sub>	Input resistance matching: [1 - R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> ] × 100%	V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V	-2%		+2%	

<sup>(1)</sup> All typical values are at 25°C and supply voltages of  $V_{CC}$  = 5 V and  $V_{IO}$  = 5 V (if applicable),  $R_L$  = 60  $\Omega$ .



# 7.8 Switching Characteristics


Over recommended operating conditions with  $T_A = -55^{\circ}C$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Device Switch	ing Characteristics			<u>'</u>	•	
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	See Figure 8-4, STB = 0 V, $R_L = 60 \Omega$ ,	100		160	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	$C_L = 100 \text{ pF}, C_{L(RXD)} = 15 \text{ pF}$		110	175	115
t <sub>MODE</sub>	Mode change time, from Normal to Standby or from Standby to Normal	See Figure 8-3		9	45	μs
t <sub>WK_FILTER</sub>	Filter time for valid wake up pattern		0.5		1.85	μs
Driver Switchi	ng Characteristics					
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive (dominant to recessive)			75		
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant (recessive to dominant)	See Figure 8-1, STB = 0 V, $R_L = 60 \Omega$ ,		55		ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHR</sub> - t <sub>pLD</sub>  )	C <sub>L</sub> = 100 pF, R <sub>CM</sub> = open		20		
t <sub>R</sub>	Differential output signal rise time			45		
t <sub>F</sub>	Differential output signal fall time			45		
t <sub>TXD_DTO</sub>	Dominant timeout	See Figure 8-6, STB = 0 V, R <sub>L</sub> = $60 \Omega$ , C <sub>L</sub> = open	1.2		3.8	ms
Receiver Switch	ching Characteristics					
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high output (Dominant to Recessive)			65		ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to low output (Recessive to Dominant)	See Figure 8-2, STB = 0 V, C <sub>L(RXD)</sub> = 15 pF		50		ns
t <sub>R</sub>	RXD Output signal rise time			10		ns
t <sub>F</sub>	RXD Output signal fall time			10		ns
FD Timing Par	ameters					
	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 500 ns, all devices		435		530	
<sup>t</sup> BIT(BUS)	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns, G device variants only		155		210	
$t_{\text{BIT(RXD)}} = \\ \frac{\text{Bit time on RXD output pins with } t_{\text{BIT(TXD)}} = \\ 500 \text{ ns, all devices}}{\text{Bit time on RXD output pins with } t_{\text{BIT(TXD)}} = \\ 200 \text{ ns, G device variants only}}$		See Figure 8-5 , STB = 0 V, $R_L = 60 \Omega$ , $C_L = 100 pF$ ,	400		550	- ns
		$C_{L(RXD)}$ = 15 pF, $\Delta t_{REC}$ = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	120		220	
Λt	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 500 ns, all devices		-65		40	
∆t <sub>REC</sub>	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 200 ns, G device variants only		-45		15	

<sup>(1)</sup> All typical values are at 25°C and supply voltages of  $V_{CC}$  = 5 V and  $V_{IO}$  = 5 V (if applicable),  $R_L$  = 60  $\Omega$ 



# 7.9 Typical Characteristics





# **8 Parameter Measurement Information**





Figure 8-1. Driver Test Circuit and Measurement




Copyright © 2016, Texas Instruments Incorporated

Figure 8-2. Receiver Test Circuit and Measurement

Table 8-1. Receiver Differential Input Voltage Threshold Test


INPUT (See	e Receiver Test Circuit and M	ОИТ	PUT		
V <sub>CANH</sub>	V <sub>CANL</sub>	V <sub>ID</sub>	RXD		
-29.5 V	-30.5 V	1000 mV	L		
30.5 V	29.5 V	1000 mV	L	V	
-19.55 V	-20.45 V	900 mV	L	V <sub>OL</sub>	
20.45 V	19.55 V	900 mV	L		
-19.75 V	-20.25 V	500 mV	Н		
20.25 V	19.75 V	500 mV	Н		
-29.8 V	-30.2 V	400 mV	Н	V <sub>OH</sub>	
30.2 V	29.8 V	400 mV	Н		
Open	Open	X	Н		





Copyright © 2016, Texas Instruments Incorporated

Figure 8-3. t<sub>MODE</sub> Test Circuit and Measurement



Copyright © 2016, Texas Instruments Incorporated

Figure 8-4. T<sub>PROP(LOOP)</sub> Test Circuit and Measurement






Figure 8-5. CAN FD Timing Parameter Measurement




Figure 8-6. TXD Dominant Timeout Test Circuit and Measurement

Copyright © 2016, Texas Instruments Incorporated

Copyright © 2016, Texas Instruments Incorporated






Figure 8-7. Driver Short Circuit Current Test and Measurement




# 9 Detailed Description

# 9.1 Overview

These CAN transceivers meet the ISO11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. They are designed for data rates in excess of 1 Mbps for CAN FD and enhanced timing margin / higher data rates in long and highly-loaded networks. These devices provide many protection features to enhance device and CAN robustness.

# 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 TXD Dominant Timeout (DTO)

During normal mode (the only mode where the CAN driver is active), the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD\_DTO}$ . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.




Figure 9-1. Example Timing Diagram for TXD DTO

#### **Note**

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the  $t_{TXD\_DTO}$  minimum, limits the minimum data rate. Calculate the minimum transmitted data rate by: Minimum Data Rate = 11 /  $t_{TXD\_DTO}$ .

# 9.3.2 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold  $(T_{TSD})$ , the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature  $(T_{TSD\_HYS})$  below the thermal shutdown temperature  $(T_{TSD})$  of the device.



#### 9.3.3 Undervoltage Lockout

The supply terminals have undervoltage detection that places the device in protected mode. This protects the bus during an undervoltage event on either the  $V_{CC}$  or  $V_{IO}$  supply terminals.

Table 9-1. Undervoltage Lockout 5 V Only Devices (Devices without the "V" Suffix)

V <sub>CC</sub>	DEVICE STATE(1)	BUS OUTPUT	RXD
> UV <sub>VCC</sub>	Normal	Per TXD	Mirrors Bus <sup>(2)</sup>
< UV <sub>VCC</sub>	Protected	High Impedance	High Impedance

- See the V<sub>IT</sub> section of the Electrical Characteristics.
- (2) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 9-2. Undervoltage Lockout I/O Level Shifting Devices (Devices with the "V" Suffix)

V <sub>CC</sub>	V <sub>IO</sub>	DEVICE STATE	BUS OUTPUT	RXD
> UV <sub>VCC</sub>	> UV <sub>VIO</sub>	Normal	Per TXD	Mirrors Bus <sup>(1)</sup>
		STB = High: Standby Mode	Recessive	Bus Wake RXD Request <sup>(2)</sup>
< UV <sub>VCC</sub>	> UV <sub>VIO</sub>	STB =Low: Protected Mode	High Impedance	High (Recessive)
> UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	High Impedance	High Impedance
< UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	High Impedance	High Impedance

- (1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.
- (2) Refer to Section 9.4.3.1

#### Note

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation within  $50 \mu s$ .

#### 9.3.4 Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation. The logic terminals also have extremely low leakage currents when the device is unpowered to avoid loading down other circuits that may remain powered.

#### 9.3.5 Floating Terminals

These devices have internal pull ups on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to  $V_{CC}$  or  $V_{IO}$  to force a recessive input level if the terminal floats. The STB terminal is also pulled up to force the device into low power Standby mode if the terminal floats.

# 9.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line is short-circuit fault condition: driver current limiting (both dominant and recessive states) and TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- · Control fields with set bits
- Bit stuffing
- Interframe space



TXD dominant time out (fault case limiting)

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with the following formula:

$$I_{OS(AVG)}$$
 = %Transmit × [(%REC\_Bits ×  $I_{OS(SS)}$  REC) + (%DOM\_Bits ×  $I_{OS(SS)}$  DOM)] + [%Receive ×  $I_{OS(SS)}$  REC] (1)

#### Where:

- I<sub>OS(AVG)</sub> is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS)</sub> REC is the recessive steady state short circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short circuit current

#### Note

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

#### 9.3.7 Digital Inputs and Outputs

# 9.3.7.1 Devices with V<sub>CC</sub> Only (Devices without the "V" Suffix):

The 5-V  $V_{CC}$  only devices are supplied by a single 5-V rail. The digital inputs have TTL input thresholds and are therefore 5 V and 3.3 V compatible. The RXD outputs on these devices are driven to the  $V_{CC}$  rail for logic high output. Additionally, the TXD and STB pins are internally pulled up to  $V_{CC}$ . The internal bias of the mode pins may only place the device into a known state if the terminals float, they may not be adequate for system-level biasing during transients or noisy environments.

#### Note

TXD pull up strength and CAN bit timing require special consideration when these devices are used with CAN controllers with an open-drain TXD output. An adequate external pull up resistor must be used to ensure that the CAN controller output of the microcontroller maintains adequate bit timing to the TXD input.

# 9.3.7.2 Devices with V<sub>IO</sub> I/O Level Shifting (Devices with "V" Suffix):

These devices use a 5 V  $V_{CC}$  power supply for the CAN driver and high speed receiver blocks. These transceivers have a second power supply for I/O level-shifting ( $V_{IO}$ ). This supply is used to set the CMOS input thresholds of the TXD and pins and the RXD high level output voltage. Additionally, the internal pull ups on TXD and STB are pulled up to  $V_{IO}$ .



#### 9.4 Device Functional Modes

The device has two main operating modes: Normal mode and Standby mode. Operating mode selection is made via the STB input terminal.

Table 9-3.	Operating	Modes
------------	-----------	-------

STB Terminal	MODE	DRIVER	RECEIVER	RXD Terminal
LOW	Normal Mode	Enabled (ON)	Enabled (ON)	Mirrors Bus State <sup>(1)</sup>
HIGH	Standby Mode	Disabled (OFF)	Disabled (OFF) (Low Power Bus Monitor is Active)	High (Unless valid WUP has been received)

(1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

#### 9.4.1 CAN Bus States

The CAN bus has two states during powered operation of the device: *dominant* and *recessive*. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the TXD and RXD terminal. A recessive bus state is when the bus is biased to  $V_{CC}$  / 2 via the high-resistance internal input resistors  $R_{IN}$  of the receiver, corresponding to a logic high on the TXD and RXD terminals.





Figure 9-2. Bus States (Physical Bit Representation)



A: Normal Modes

B: Standby Mode (Low Power)

Figure 9-3. Bias Unit (Recessive Common Mode Bias) and Receiver



#### 9.4.2 Normal Mode

Select the *Normal mode* of device operation by setting STB terminal low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a digital output on RXD.

# 9.4.3 Standby Mode

Activate low power Standby mode by setting STB terminal high. In this mode the bus transmitter will not send data nor will the normal mode receiver accept data as the bus lines are biased to ground minimizing the system supply current. Only the low power receiver will be actively monitoring the bus for activity. RXD indicates a valid wake up event after a wake-up pattern (WUP) has been detected on the Bus. The low power receiver is powered using only the  $V_{IO}$  pin. This allows  $V_{CC}$  to be removed reducing power consumption further.

#### 9.4.3.1 Remote Wake Request via Wake Up Pattern (WUP) in Standby Mode

The TCAN1042 family offers a remote wake request feature that is used to indicate to the host microcontroller that the bus is active and the node should return to normal operation.

These devices use the multiple filtered dominant wake up pattern (WUP) from the ISO11898-2 (2016) to qualify bus activity. Once a valid WUP has been received the wake request will be indicated to the microcontroller by a falling edge and low corresponding to a "filtered" dominant on the RXD output terminal.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. These filtered dominant, recessive, dominant pulses do not need to occur in immediate succession. There is no timeout that will occur between filtered bits of the WUP. Once a full WUP has been detected the device will continue to drive the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive signal to be considered "filtered", the bus must continually remain in that state for more than  $t_{WK\ FILTER}$ . Due to variability in the  $t_{WK\ FILTER}$ , the following three scenarios can exist:

- 1. Bus signals that last less than  $t_{WK\ FILTER(MIN)}$  will never be detected as part of a valid WUP
- Bus signals that last more than t<sub>WK\_FILTER(MIN)</sub> but less than t<sub>WK\_FILTER(MAX)</sub> may be detected as part of a valid WUP
- 3. Bus signals that last more than t<sub>WK FILTER(MAX)</sub> will always be detected as part of a valid WUP

Once the first filtered dominant signal is received, the device is now waiting on a filtered recessive signal, other bus traffic will not reset the bus monitor. Once the filtered recessive signal is received, the monitor is now waiting on a second filtered dominant signal, and again other bus traffic will not reset the monitor. After reception of the full WUP, the device will transition to driving the RXD output pin low for the remainder of any dominant signal that remains on the bus for longer than  $t_{WK\ FILTER}$ .




Figure 9-4. Wake Up Pattern (WUP)



#### 9.4.4 Driver and Receiver Function Tables

#### **Table 9-4. Driver Function Table**

DEVICE	INP	UTS	ОИТІ	DRIVEN BUS STATE		
DEVICE	STB (1)	TXD <sup>(1)</sup> (2)	CANH <sup>(1)</sup>	CANL <sup>(1)</sup>	DRIVEN BOS STATE	
	1	L		L	Dominant	
All Devices	_	H or Open	Z	Z	Recessive	
	H or Open	X	Z	Z	Recessive	

- (1) H = high level, L = low level, X = irrelevant, Z = common mode (recessive) bias to V<sub>CC</sub> / 2. See CAN Bus States for bus state and common mode bias information.
- (2) Devices have an internal pull up to V<sub>CC</sub> or V<sub>IO</sub> on TXD terminal. If the TXD terminal is open, the terminal is pulled high and the transmitter remain in recessive (non-driven) state.

#### **Table 9-5. Receiver Function Table**

DEVICE MODE	CAN DIFFERENTIAL INPUTS	BUS STATE	RXD TERMINAL <sup>(1)</sup>
	$V_{ID} = V_{CANH} - V_{CANL}$ $V_{ID} \ge V_{IT+(MAX)}$	Dominant	L <sup>(2)</sup>
Normal	$V_{IT-(MIN)} < V_{ID} < V_{IT+(MAX)}$	?	?(2)
Normal	$V_{ID} \le V_{IT-(MIN)}$	Recessive	H <sup>(2)</sup>
	Open (V <sub>ID</sub> ≈ 0 V)	Open	Н

- (1) H = high level, L = low level, ? = indeterminate.
- (2) See Receiver Electrical Characteristics section for input thresholds.



# 10 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 10.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Below are typical application configurations for both 5 V and 3.3 V microprocessor applications. The bus termination is shown for illustrative purposes.

# 10.2 Typical Applications




Figure 10-1. Typical CAN Bus Application

# 10.2.1 Design Requirements

# 10.2.1.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the TCAN1042 family of transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2. They have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet and NMEA2000.

The TCAN1042 family is specified to meet the 1.5 V requirement with a  $50\Omega$  load, incorporating the worst case including parallel transceivers. The differential input resistance of the TCAN1042 family is a minimum of  $30~k\Omega$ . If 100~TCAN1042 family transceivers are in parallel on a bus, this is equivalent to a  $300\Omega$  differential load worst case. That transceiver load of  $300~\Omega$  in parallel with the  $60\Omega$  gives an equivalent loading of  $50~\Omega$ . Therefore, the TCAN1042 family theoretically supports up to 100~transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40~tm by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1~tm with changes in the termination resistance, cabling, less than 64~tm nodes and significantly lowered data rate.




This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. In using this flexibility comes the responsibility of good network design and balancing these tradeoffs.

#### 10.2.2 Detailed Design Procedures

#### 10.2.2.1 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with  $120-\Omega$  characteristic impedance ( $Z_{\rm O}$ ). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that two terminations always exist on the network.

Termination may be a single  $120-\Omega$  resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See Figure 10-2). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.



Copyright © 2016, Texas Instruments Incorporated

Figure 10-2. CAN Bus Termination Concepts

The family of transceivers have variants for both 5-V only applications and applications where level shifting is needed for a 3.3-V microcontroller.






Figure 10-3. Typical CAN Bus Application Using 5V CAN Controller




Figure 10-4. Typical CAN Bus Application Using 3.3 V CAN Controller



#### 10.2.3 Application Curves




Figure 10-5. I<sub>CC</sub> Dominant Current over V<sub>CC</sub> Supply Voltage

# 11 Power Supply Recommendations

These devices are designed to operate from a  $V_{CC}$  input supply voltage range between 4.5 V and 5.5 V. Some devices have an output level shifting supply input,  $V_{IO}$ , designed for a range between 3 V and 5.5 V. Both supply inputs must be well regulated. A bulk capacitance, typically 4.7  $\mu$ F, should be placed near the CAN transceiver's main  $V_{CC}$  supply output, and in addition a bypass capacitor, typically 0.1  $\mu$ F, should be placed as close to the device  $V_{CC}$  and  $V_{IO}$  supply terminals. This helps to reduce supply voltage ripple present on the outputs of the switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes and traces.



# Layout

Robust and reliable bus node design often requires the use of external transient protection device in order to protect against EFT and surge transients that may occur in industrial environments. Because ESD and transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design. The family comes with high on-chip IEC ESD protection, but if higher levels of system level immunity are desired external TVS diodes can be used. TVS diodes and bus filtering capacitors should be placed as close to the on-board connectors as possible to prevent noisy transient events from propagating further into the PCB and system.

# 12.1 Layout Guidelines

- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C4 and C5. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the transceiver U1 and connector J1.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V<sub>CC</sub>) and ground planes to provide low inductance.

#### Note

High-frequency currents follows the path of least impedance and not the path of least resistance.

- Use at least two vias for supply (V<sub>CC</sub>) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C1, C2 on the V<sub>CC</sub> supply and C6 and C7 on the V<sub>IO</sub> supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
  resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C3. Split
  termination provides common mode filtering for the bus. When bus termination is placed on the board instead
  of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the
  bus thus also removing the termination. See the application section for information on power ratings needed
  for the termination resistor(s).
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Terminal 5: For "V" variants of the family, bypass capacitors should be placed as close to the pin as possible (example C6 and C7). For device options without V<sub>IO</sub> I/O level shifting, this pin is not internally connected and can be left floating or tied to any existing net, for example a split pin connection.
- Terminal 8: is shown assuming the mode terminal, STB, will be used. If the device will only be used in normal mode, R4 is not needed and R5 could be used for the pull down resistor to GND.



# 12.2 Layout Example




Figure 12-1. Layout Example



# 12 Device and Documentation Support

# 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 20-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCAN1042HD	OBSOLETI	SOIC	D	8		TBD	Call TI	Call TI	-55 to 125	1042	
TCAN1042HDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1042	Samples
TCAN1042HGD	OBSOLETI	E SOIC	D	8		TBD	Call TI	Call TI	-55 to 125	1042	
TCAN1042HGDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1042	Samples
TCAN1042HGVD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1042V	Samples
TCAN1042HGVDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1042V	Samples
TCAN1042HVD	OBSOLETI	E SOIC	D	8		TBD	Call TI	Call TI	-55 to 125	1042V	
TCAN1042HVDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1042V	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Aug-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCAN1042H, TCAN1042HG, TCAN1042HGV, TCAN1042HV:

Automotive: TCAN1042H-Q1, TCAN1042HG-Q1, TCAN1042HGV-Q1, TCAN1042HV-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 25-Sep-2024

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1042HGDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1042HGVDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1042HGVDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1042HVDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1042HVDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 25-Sep-2024



# \*All dimensions are nominal

7 til dilliononono are memiliar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1042HGDR	SOIC	D	8	2500	356.0	356.0	35.0
TCAN1042HGVDR	SOIC	D	8	2500	353.0	353.0	32.0
TCAN1042HGVDR	SOIC	D	8	2500	356.0	356.0	35.0
TCAN1042HVDR	SOIC	D	8	2500	356.0	356.0	35.0
TCAN1042HVDR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

# **TUBE**



#### \*All dimensions are nominal

Device Packa		Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
	TCAN1042HGVD	D	SOIC	8	75	507	8	3940	4.32	



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated