











## TLV171, TLV2171, TLV4171

SBOS783-SEPTEMBER 2016

# **TLVx171**

# 36-V, Single-Supply, Low-Power Operational Amplifiers for Cost-Sensitive Systems

#### **Features**

Supply Range: 2.7 V to 36 V, ±1.35 V to ±18 V

Low Noise: 16 nV/√Hz

Low Offset Drift: ±1 μV/°C (typical)

EMI-Hardened with RFI-Filtered Inputs

Input Range Includes the Negative Supply

Unity-Gain Stable: 200-pF Capacitive Load

Rail-to-Rail Output

Gain Bandwidth: 3 MHz

Low Quiescent Current: 525 µA per Amplifier

High Common-Mode Rejection: 105 dB (typical)

Low Bias Current: 10 pA

## **Applications**

- Transducers
- **Currency Counters**
- **AC-DC Converters**
- **Power Modules**
- Inverters
- Test Equipment
- **Battery-Powered Instruments**
- **TFT-LCD Drive Circuits**
- Active Filters

## 3 Description

The 36-V TLVx171 family provides a low-power option for cost-conscious industrial and personal electronics systems requiring an electromagnetic interference (EMI)-hardened, low-noise, single-supply operational amplifier (op amp) that operates on supplies ranging from 2.7 V (±1.35 V) to 36 V (±18 V). The single-channel TLV171, dual-channel TLV2171, and quad-channel TLV4171 provide low offset, drift, quiescent current balanced with high bandwidth for the power. The devices are available in micropackages for space-constrained systems and feature identical specifications for maximum design flexibility.

Unlike most op amp, which are specified at only one supply voltage, the TLVx171 family is specified from 2.7 V to 36 V. Input signals beyond the supply rails do not cause phase reversal. The TLVx171 family is stable with capacitive loads up to 200 pF. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. These devices can operate with a full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.


The TLVx171 op amp family is specified from -40°C to +125°C.

## Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV171	SOIC (8)	4.90 mm × 3.91 mm
ILVI/I	SOT-23 (5)	2.90 mm × 1.60 mm
TI V2171	SOIC (8)	4.90 mm × 3.91 mm
1LV21/1	VSSOP (8)	3.00 mm × 3.00 mm
TI \/4474	SOIC (14)	8.65 mm × 3.91 mm
TLV4171	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Offset Voltage vs Common-Mode Voltage



## Offset Voltage vs Power Supply





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	19
2	Applications 1	8	Application and Implementation	20
3	Description 1		8.1 Application Information	20
4	Revision History2		8.2 Typical Application	20
5	Pin Configuration and Functions 3	9	Power Supply Recommendations	22
6	Specifications5	10	Layout	22
•	6.1 Absolute Maximum Ratings 5		10.1 Layout Guidelines	22
	6.2 ESD Ratings		10.2 Layout Example	23
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	24
	6.4 Thermal Information: TLV1716		11.1 Device Support	24
	6.5 Thermal Information: TLV21716		11.2 Documentation Support	25
	6.6 Thermal Information: TLV4171 6		11.3 Related Links	25
	6.7 Electrical Characteristics		11.4 Receiving Notification of Documentation Update	es 25
	6.8 Typical Characteristics9		11.5 Community Resources	25
7	Detailed Description		11.6 Trademarks	25
	7.1 Overview		11.7 Electrostatic Discharge Caution	25
	7.2 Functional Block Diagram		11.8 Glossary	25
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	25


# 4 Revision History

DATE	REVISION	NOTES	
September 2016	*	Initial release.	




# 5 Pin Configuration and Functions





#### TLV171: D Package 8-Pin SOIC Top View




## **Pin Functions: TLV171**

	PIN				
NAME	TLV	/171	1/0	DESCRIPTION	
NAIVIE	DBV	D			
IN-	4	2	ı	Negative (inverting) input	
IN+	3	3	I	Positive (noninverting) input	
NC <sup>(1)</sup>	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V+	5	7	_	Positive (highest) power supply	
V-	2	4	_	Negative (lowest) power supply	

(1) NC indicates no internal connection.

#### TLV2171: D and DGK Packages 8-Pin SOIC and VSSOP Top View




## Pin Functions: TLV2171

	PIN				
NAME	TLV2171		1/0	DESCRIPTION	
NAME	D	DGK			
-IN A	2	2	I	Inverting input, channel A	
–IN B	6	6	I	Inverting input, channel B	
+IN A	3	3	I	Noninverting input, channel A	
+IN B	5	5	I	Noninverting input, channel B	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
V-	4	4	_	Negative (lowest) power supply	
V+	8	8	_	Positive (highest) power supply	



## TLV4171: D and PW Packages 14-Pin SOIC and TSSOP Top View



## Pin Functions: TLV4171

PIN		1/0	DESCRIPTION		
NAME	D	PW	1/0	DESCRIPTION	
-IN A	2	2	I	Inverting input, channel A	
+IN A	3	3	I	Noninverting input, channel A	
–IN B	6	6	I	Inverting input, channel B	
+IN B	5	5	I	Noninverting input, channel B	
-IN C	9	9	I	Inverting input, channel C	
+IN C	10	10	I	Noninverting input, channel C	
–IN D	13	13	I	Inverting input, channel D	
+IN D	12	12	I	Noninverting input, channel D	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	8	0	Output, channel C	
OUT D	14	14	0	Output, channel D	
V-	11	11	_	Negative (lowest) power supply	
V+	4	4	_	Positive (highest) power supply	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted. (1)

		MIN	MAX	UNIT
Voltage	Supply voltage, V+ to V-	-20	20	
	Signal input pin	(V−) − 0.5	(V+) + 0.5	V
0 /	Signal input pin	-10	10	mA
Current	Output short-circuit (2)	Conti	nuous	
Temperature	Operating, T <sub>A</sub>	-55	150	
	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage (V+ – V–)	Single supply	2.7	36	\/
	Dual supply	±1.35	±18	V
Specified temperature		-40	+125	°C

Copyright © 2016, Texas Instruments Incorporated

<sup>(2)</sup> Short-circuit to ground, one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.4 Thermal Information: TLV171

		TLV171			
	THERMAL METRIC(1)	D (SOIC)	DBV (SOT-23)	UNIT	
		8 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	149.5	245.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.9	133.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	87.7	83.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	35.5	18.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	89.5	83.1	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Thermal Information: TLV2171

		Т	TLV2171			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.3	175.2	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.1	74.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	22.2	°C/W		
ΨЈТ	Junction-to-top characterization parameter	18.2	1.6	°C/W		
ΨЈВ	Junction-to-board characterization parameter	53.8	22.8	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Thermal Information: TLV4171

		TLV		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.5	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.2	54.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.7 Electrical Characteristics

at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE					
.,		T <sub>A</sub> = 25°C		0.75	±2.7	.,
Vos	Input offset voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±3.0	mV
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1		μV/°C
PSRR	Input offset voltage vs power supply	$V_S = 4 \text{ V to } 36 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	90	105		dB
INPUT BI	AS CURRENT					
I <sub>B</sub>	Input bias current			±10		pA
I <sub>OS</sub>	Input offset current			±4		pA
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		3		$\mu V_{PP}$
•	Input valtage poice density	f = 100 Hz		27 16		nV/√ <del>Hz</del>
e <sub>n</sub>	Input voltage noise density	f = 1 kHz				IIV/VHZ
INPUT VO	DLTAGE					
$V_{CM}$	Common-mode voltage range <sup>(1)</sup>		(V-) - 0.1		(V+) - 2	V
CMRR	Common-mode rejection ratio	$V_S = \pm 18 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V},$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	94	105		dB
INPUT IM	PEDANCE					
	Differential			100    3		MΩ    pF
	Common-mode			6    3		10 <sup>12</sup> Ω    pF
OPEN-LO	OP GAIN					
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 36 \text{ V},$ $(V-) + 0.35 \text{ V} < V_O < (V+) - 0.35 \text{ V},$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	94	130		dB
FREQUE	NCY RESPONSE					
GBP	Gain bandwidth product			3.0		MHz
SR	Slew rate	G = +1		1.5		V/µs
		To 0.1%, $V_S = \pm 18 \text{ V}$ , $G = +1$ , 10-V step		6		
t <sub>S</sub>	Settling time	To 0.01% (12 bits), $V_S = \pm 18 \text{ V}$ , $G = +1$ , 10-V step	10			μs
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>		2		μs
THD+N	Total harmonic distortion + noise	$G = +1, f = 1 \text{ kHz}, V_O = 3 V_{RMS}$		0.0002%		

<sup>(1)</sup> The input range can be extended beyond (V+) – 2 V up to V+. See the *Typical Characteristics* and *Application and Implementation* sections for additional information.

Product Folder Links: TLV171 TLV2171 TLV4171



# **Electrical Characteristics (continued)**

at  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	r					
		Positive rail, $V_S = \pm 18$ V, $R_L = 10$ k $\Omega$ , $T_A = 25^{\circ}C$		160		mV
Vo	Voltage output swing	Negative rail, $V_S = \pm 18$ V, $R_L = 10$ k $\Omega$ , $T_A = 25^{\circ}C$		90		mV
		$R_L = 10 \text{ k}\Omega, A_{OL} \ge 94 \text{ dB},$ $T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	(V-) + 0.35	(\	/+) - 0.35	V
	Chart sire it aurrent			25		mA
I <sub>SC</sub>	Short-circuit current		-35			
C <sub>LOAD</sub>	Capacitive load drive		See Typical	Characterist	ics	pF
R <sub>O</sub>	Open-loop output resistance	f = 1 MHz, I <sub>O</sub> = 0 A		150		Ω
POWER	SUPPLY					
Vs	Specified voltage range		2.7		36	V
IQ	Quiescent current per amplifier	$I_O = 0 \text{ A}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		525	695	μΑ
TEMPER	RATURE					
	Specified range		-40		125	°C
	Operating range		-55		150	°C




## 6.8 Typical Characteristics


at  $V_S$  = ±18 V,  $V_{CM}$  =  $V_S$  / 2,  $R_{LOAD}$  = 10 k $\Omega$  connected to  $V_S$  / 2, and  $C_L$  = 100 pF (unless otherwise noted)


## **Table 1. Characteristic Performance Measurements**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage vs Common-Mode Voltage	Figure 2
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 3
Input Bias Current and Input Offset Current vs Temperature	Figure 4
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 5
CMRR and PSRR vs Frequency (Referred-to-Input)	Figure 6
0.1-Hz to 10-Hz Noise	Figure 7
Input Voltage Noise Spectral Density vs Frequency	Figure 8
Quiescent Current vs Supply Voltage	Figure 9
Open-Loop Gain and Phase vs Frequency	Figure 10
Closed-Loop Gain vs Frequency	Figure 11
Open-Loop Gain vs Temperature	Figure 12
Open-Loop Output Impedance vs Frequency	Figure 13
Small-Signal Overshoot vs Capacitive Load	Figure 14, Figure 15
No Phase Reversal	Figure 16
Small-Signal Step Response (100 mV)	Figure 17, Figure 18
Large-Signal Step Response	Figure 19, Figure 20
Large-Signal Settling Time (10-V Positive Step)	Figure 21
Large-Signal Settling Time (10-V Negative Step)	Figure 22
Short-Circuit Current vs Temperature	Figure 23
Maximum Output Voltage vs Frequency	Figure 24
EMIRR IN+ vs Frequency	Figure 25











www.ti.com










## 7 Detailed Description

#### 7.1 Overview

The TLVx171 family of operational amplifiers provides high overall performance, making these devices ideal for many general-purpose applications. The excellent offset drift of only 2  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device family offers very good overall performance with high common-mode rejection ratio (CMRR), power-supply rejection ratio (PSRR), and open-loop voltage gain (A<sub>OI</sub>).

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 Operating Characteristics

The TLVx171 family of amplifiers is specified for operation from 2.7 V to 36 V, single supply (±1.35 V to ±18 V, dual supply). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

Copyright © 2016, Texas Instruments Incorporated



## **Feature Description (continued)**

#### 7.3.2 Phase-Reversal Protection

The TLVx171 family has an internal phase-reversal protection. Many operational amplifiers exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the TLVx171 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 26.




Figure 26. No Phase Reversal


#### 7.3.3 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits for protection from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. Figure 27 illustrates the ESD circuits contained in the TLVx171 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



#### **Feature Description (continued)**



Copyright © 2016, Texas Instruments Incorporated

Figure 27. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLVx171 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (as shown in Figure 27), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 27 shows a specific example where the input voltage  $(V_{IN})$  exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.



## **Feature Description (continued)**


Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V-) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.


If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see Figure 27. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The TLVx171 input pins are protected from excessive differential voltage with back-to-back diodes; see Figure 27. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the TLVx171. Figure 27 illustrates an example configuration that implements a current-limiting feedback resistor.

## 7.3.4 Capacitive Load and Stability

The dynamic characteristics of the TLVx171 are optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 28 and Figure 29 show graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, see applications bulletin AB-028, Feedback Plots Define Op Amp AC Performance for details of analysis techniques and application circuits.





Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the TLVx171 family extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device family can operate with a full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.

#### 7.4.2 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from the saturated state to the linear state. The output devices of the operational amplifier enter the saturation region when the output voltage exceeds the rated operating voltage, either resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLVx171 is approximately 2 µs.

Copyright © 2016, Texas Instruments Incorporated



## 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TLVx171 family of operational amplifiers provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Follow the additional recommendations in the *Layout Guidelines* section in order to achieve the maximum performance from this device. Many applications can introduce capacitive loading to the output of the amplifier (potentially causing instability). One method of stabilizing the amplifier in such applications is to add an isolation resistor between the amplifier output and the capacitive load. The design process for selecting this resistor is given in the *Typical Application* section.

## 8.2 Typical Application

This circuit can be used to drive capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ( $R_{\rm ISO}$ ) to stabilize the output of an operational amplifier.  $R_{\rm ISO}$  modifies the open-loop gain of the system to ensure that the circuit has sufficient phase margin.



Copyright © 2016, Texas Instruments Incorporated

Figure 30. Unity-Gain Buffer With R<sub>ISO</sub> Stability Compensation

#### 8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF
- Phase margin: 45° and 60°

## 8.2.2 Detailed Design Procedure

Figure 30 shows a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 30. Not shown in Figure 30 is the open-loop output resistance of the operational amplifier, R<sub>O</sub>.

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function in Equation 1 has a pole and a zero. The frequency of the pole  $(f_p)$  is determined by  $(R_O + R_{ISO})$  and  $C_{LOAD}$ . Components  $R_{ISO}$  and  $C_{LOAD}$  determine the frequency of the zero  $(f_z)$ . A stable system is obtained by selecting  $R_{ISO}$  such that the rate of closure (ROC) between the open-loop gain  $(A_{OL})$  and  $1/\beta$  is 20 dB/decade. Figure 31 illustrates this concept. The  $1/\beta$  curve for a unity-gain buffer is 0 dB.



## **Typical Application (continued)**




Figure 31. Unity-Gain Amplifier With R<sub>ISO</sub> Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R<sub>O</sub>. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 2 shows the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the TLV171, see the Precision Design, *Capacitive Load Drive Solution Using an Isolation Resistor*.

Table 2. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

## 8.2.3 Application Curve

Using the described methodology, the values of  $R_{\rm ISO}$  that yield phase margins of 45° and 60° for various capacitive loads were determined. The results are shown in Figure 32.




Figure 32. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin



## 9 Power Supply Recommendations

The TLVx171 is specified for operation from 2.7 V to 36 V (±1.35 V to ±18 V); many specifications apply from –40°C to +85°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

#### **CAUTION**

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

## 10 Layout


## 10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the
  operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing lowimpedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 34, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



## 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 33. Schematic Representation




Figure 34. Operational Amplifier Board Layout for a Noninverting Configuration



# 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI™ is a free, fully-functional version of the TINA software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TI™ provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI<sup>TM</sup> offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, thus creating a dynamic quick-start tool.

#### NOTE

These files require that either the TINA software (from DesignSoft™) or the TINA-TI™ software be installed. Download the free TINA-TI™ software from the TINA-TI™ folder.

## 11.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface-mount devices. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT23-6, SOT23-5, and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP adapter EVM can also be used with terminal strips or can be wired directly to existing circuits.

## 11.1.1.3 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of device package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP, and SOT23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own devices. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

## 11.1.1.4 TI Precision Designs

TI precision designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, a complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI precision designs are available online at <a href="http://www.ti.com/ww/en/analog/precision-designs/">http://www.ti.com/ww/en/analog/precision-designs/</a>.

## 11.1.1.5 WEBENCH® Filter Designer

The WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® filter designer enables optimized filter designs to be created by using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® design center, the WEBENCH® filter designer allows complete multistage active filter solutions to be designed, optimized, and simulated within minutes.



## 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Feedback Plots Define Op Amp AC Performance Application Bulletin (SBOA015)

#### 11.3 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 3. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV171	Click here	Click here	Click here	Click here	Click here
TLV2171	Click here	Click here	Click here	Click here	Click here
TLV4171	Click here	Click here	Click here	Click here	Click here

## 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

#### 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV171IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	14RT	Samples
TLV171IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	14RT	Samples
TLV171IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV171	Samples
TLV2171IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14OV	Samples
TLV2171IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14OV	Samples
TLV2171IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2171	Samples
TLV4171ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4171	Samples
TLV4171IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4171	Samples
TLV4171IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4171	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 29-Dec-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV171:

Automotive: TLV171-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 13-Jun-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV171IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV171IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV171IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV171IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV171IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2171IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2171IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2171IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4171IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV4171IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 13-Jun-2024



\*All dimensions are nominal

ui dii ilolololo di o iloliiilai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV171IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV171IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV171IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV171IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV171IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV2171IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
TLV2171IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
TLV2171IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV4171IDR	SOIC	D	14	2500	356.0	356.0	35.0
TLV4171IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Jun-2024

## **TUBE**



## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV4171ID	D	SOIC	14	50	506.6	8	3940	4.32





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated