

TLV4H290-SEP and TLV4H390-SEP Radiation-Tolerant High-Precision Quad Comparators in Space Enhanced Plastic

1 Features

- VID
	- V62/24636-01XE
	- V62/24636-02XE
- Radiation Total Ionizing Dose (TID)
	- TID characterized to 30krad (Si)
	- ELDRS-Free to 30krad (Si)
	- RHA/RLAT to 30krad (Si)
- Radiation Single-Event Effects (SEE)
	- $-$ SEL Immune to LET = 43MeV \cdot cm 2 /mg
	- SET Characterized to LET = 43MeV·cm 2 /mg
- Space enhanced plastic
- Controlled baseline
- One assembly/test site
- One fabrication site
- Extended product life cycle
- Product traceability
- 1.65V to 5.5V supply range
- Precision input offset voltage 300μV
- Fault-tolerant inputs
- 100ns typical propagation delay
- Low quiescent current 25μA per channel
- Low input bias current 5pA
- Open-drain output option (TLV4H290-SEP)
- Push-pull output option (TLV4H390-SEP)
- Full –55°C to 125°C temperature range
- 2kV ESD protection

2 Applications

- Support Low Earth Orbit Space Applications
- **[Appliances](http://www.ti.com/applications/industrial/appliances/overview.html)**
- [Building automation](http://www.ti.com/applications/industrial/building-automation/overview.html)
- [Factory automation & control](http://www.ti.com/applications/industrial/factory-automation/overview.html)
- **[Motor drives](http://www.ti.com/applications/industrial/motor-drives/overview.html)**
- [Infotainment & cluster](http://www.ti.com/applications/automotive/infotainment-cluster/overview.html)

Open Drain Output Block Diagram

3 Description

The TLV4H290-SEP and TLV4H390-SEP are quad channel comparators which offer low input offset voltage and an excellent speed-to-power combination with a propagation delay of 100ns. Operating voltage range of 1.65V to 5.5V with a quiescent supply current of 25μA per channel.

This device family includes fault tolerant inputs that allow voltage to be applied to the input pins even when there is no power supply applied to the comparator making them well-suited for applications where power supply sequencing is a challenge. Likewise, these comparators feature no output phase inversion with fault-tolerant inputs that can go up to 6V without damage.

The TLV4H290-SEP comparator has an open-drain output stage that can be pulled below or beyond the supply voltage, making the output appropriate for level translation. The TLV4H390-SEP comparator has a push-pull output stage capable of both sinking and sourcing current.

The TLV4H290-SEP and TLV4H390-SEP are available in a plastic 14-pin SOT-23 package with radiation tolerance up to 43MeV·cm²/mg.

Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

Push-Pull Output Block Diagram

Table of Contents

4 Pin Configuration and Functions

4.1 Pin Functions:TLV4H290-SEP and TLV4H390-SEP Quad

Table 4-1. Pin Functions: TLV4H290-SEP and TLV4H390-SEP Quad

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Operation outside the Absolute Maximum Ratings can cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this can affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input terminals are diode-clamped to (V–). Input signals that can swing more than 0.3V beyond the supply rails must be current-limited to 10mA or less. Additionally, Inputs (IN+, IN-) can be greater than (V+) and OUT as long as input is within the -0.3V to 6V range

(3) Output (OUT) for open drain can be greater than (V+) and inputs (IN+, IN–) as long as the input is within the –0.3V to 6V range (4) Short-circuit to $(V-)$ or $(V+)$.

5.2 ESD Ratings

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

5.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) appnote.

5.5 Electrical Characteristics

For V_S (Total Supply Voltage) = (V+) – (V–) = 5V, V_{CM} = (V–) at T_A = 25°C (Unless otherwise noted)

5.6 Switching Characteristics

For V_S (Total Supply Voltage) = (V+) – (V–) = 5V, V_{CM} = V_S / 2, C_L = 15pF at T_A = 25°C (Unless otherwise noted)

6 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNOSDF0A&partnum=TLV4H290-SEP)* Copyright © 2024 Texas Instruments Incorporated

6 Typical Characteristics

7 Detailed Description

7.1 Overview

The TLV4H290-SEP and TLV4H390-SEP devices are quad channel Space Grade Enhanced Products, micropower comparators with push-pull and open-drain outputs and low input offset voltage. Operating down to 1.65V while only consuming only 25µA per channel. The radiation hardened TLVLV4H290-SEP and TLV4390-SEP are designed for low orbit and space applications. Fault-tolerant inputs can tolerate input transients up to the absolute maximum voltage without damage or false outputs.

7.2 Functional Block Diagram

7.3 Feature Description

The TLV4H290-SEP (open-drain output) and TLV4H390-SEP (push-pull output) devices are micro-power comparators that have low input offset voltages and are capable of operating at low voltages. The TLV4H290- SEP and TLV4H390-SEP family feature push-pull and open-drain output stage options and fault-tolerant input pins.

7.4 Device Functional Modes

7.4.1 Outputs

7.4.1.1 TLV4H290-SEP Open Drain Output

The TLV4H290-SEP features an open-drain (also commonly called open collector) sinking-only output stage enabling the output logic levels to be pulled up to an external voltage from 0V up to 5.5V, independent of the comparator supply voltage (V_S) . The open-drain output also allows logical OR'ing of multiple open drain outputs and logic level translation. TI recommends setting the pull-up resistor current to between 100uA and 1mA. Lower pull-up resistor values help increase the rising edge risetime, but at the expense of increasing V_{OL} and higher power dissipation. The risetime is dependent on the time constant of the total pull-up resistance and total load capacitance. Large value pull-up resistors (>1M Ω) create an exponential rising edge due to the RC time constant and increase the risetime.

Unused open drain outputs must be left floating, or can be tied to the V- pin if floating pins are not allowed. While an individual output can typically sink up to 125mA, the total combined current for all channels must be less than 200mA.

7.4.1.2 TLV4H390-SEP Push-Pull Output

The TLV4H390-SEP features a push-pull output stage capable of both sinking and sourcing current. This allows driving loads such as LED's and MOSFET gates, as well as eliminating the need for a power-wasting external pull-up resistor. The push-pull output must never be connected to another output.

Unused push-pull outputs must be left floating, and never tied to a supply, ground, or another output. While an individual output can typically sink and source up to 100mA, the total combined current for all channels must be less than 200mA.

7.4.2 Inputs

7.4.2.1 Fault Tolerant Inputs

The TLV4H290-SEP and TLV4H390-SEP inputs are fault tolerant up to 5.5V independent of $V_{\rm S}$. Fault tolerant is defined as maintaining the same high input impedance when V_S is unpowered or within the recommended operating ranges.

The fault tolerant inputs can be any value between 0V and 5.5V, even while $V_{\rm S}$ is zero or ramping up or down. This feature avoids power sequencing issues as long as the input voltage range and supply voltage are within the specified ranges. This is possible since the inputs are not clamped to V+ and the input current maintains the high impedance value even when a higher voltage is applied to the inputs.

As long as one of the input pins remains within the valid input common-mode range, and the supply voltage is valid, the output state is correct.

The following is a summary of input voltage excursions and the outcomes:

- 1. When both IN- and IN+ are within the specified input common-mode voltage range:
	- a. If IN- is higher than IN+ and the offset voltage, the output is low.
	- b. If IN- is lower than IN+ and the offset voltage, the output is high.
- 2. When IN- is outside the specified input common-mode voltage range and IN+ is within the specified common-mode voltage range, the output is low.
- 3. When IN+ is higher than the specified input common-mode voltage range and IN- is within the specified input common-mode voltage range, the output is high
- 4. When IN- and IN+ are both outside the specified input common-mode voltage range, the output is **indeterminate** (random). *Do not* operate in this region.

Operating outside the specified input range can cause changes in specifications such as propagation delay and input bias current, which can lead to unpredictable behavior.

7.4.2.2 Input Protection

The input bias current is typically 5pA for input voltages between V+ and V-. The comparator inputs are protected from reverse voltage by the internal ESD diodes connected to V-. As the input voltage goes under V-, or above the input Absolute Maximum ratings the protection diodes become forward biased and begin to conduct causing the input bias current to increase exponentially. Input bias current typically doubles for each 10°C temperature increase.

If the inputs are to be connected to a low impedance source, such as a power supply or buffered reference line, TI recommends adding a current-limiting resistor in series with the input to limit any transient currents if the clamps conduct. The current must be limited 10mA or less. This series resistance can be part of any resistive input dividers or networks.

7.4.3 ESD Protection

The TLV4H290-SEP and TLV4H390-SEP family incorporates internal ESD protection circuits on all pins. The inputs, and the open-drain output, use a proprietary "snapback" type ESD clamp from each pin to V-, which allows the pins to exceed the supply voltage (V+). While shown as Zener diodes, snapback "short" and go low impedance (like an SCR) when the threshold is exceeded, as opposed to clamping to a defined voltage like a Zener.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNOSDF0A&partnum=TLV4H290-SEP)* 13

The TLV4H290-SEP open-drain output protection also consists of a ESD clamp between the output and V- to allow the output to be pulled above V+ to a maximum of 5.5V.

The TLV4H390-SEP push-pull output protection consists of a ESD clamp between the output and V-, but also includes a ESD diode clamp to V+, as the output must not exceed the supply rails.

If the inputs are to be connected to a low impedance source, such as a power supply or buffered reference line, TI recommends adding a current-limiting resistor in series with the input to limit any transient currents the clamps conduct. The current must be limited 10mA or less. This series resistance can be part of any resistive input dividers or networks. TI does not specify the performance of the ESD clamps and external clamping must be added if the inputs or output exceeds the maximum ratings as part of normal operation.

7.4.4 Unused Inputs

If a channel is not to be used, DO NOT tie the inputs together. Due to the high equivalent bandwidth and low offset voltage, tying the inputs directly together can cause high frequency "chatter" as the device triggers on it's own internal wideband noise. Instead, the inputs must be tied to any available voltage that resides within the specified input voltage range and provides a minimum of 50mV differential voltage. For example, one input can be grounded and the other input connected to a reference voltage, or even V+ as long as the input is directly connected to the V+ pin (to avoid transients).

7.4.5 Hysteresis

The TLV4H290-SEP and TLV4H390-SEP family does not have internal hysteresis. Due to the wide effective bandwidth and low input offset voltage, there is a possiblity for the output to "chatter" when the absolute differential voltage near zero as the comparator triggers on it's own internal wideband noise. This is normal comparator behavior and is expected. TI recommends that the user add external hysteresis if slow moving signals are expected. See [Section 8.1.2](#page-15-0) in the following section.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Basic Comparator Definitions

8.1.1.1 Operation

The basic comparator compares the input voltage (V_{IN}) on one input to a reference voltage (V_{REF}) on the other input. In the Figure 8-1 example below, if V_{IN} is less than V_{REF} , the output voltage (V_O) is logic low (V_{OL}). If V_{IN} is greater than V_{REF} , the output voltage (V_O) is at logic high (V_{OH}). Table 8-1 summarizes the output conditions. The output logic can be inverted by simply swapping the input pins.

8.1.1.2 Propagation Delay

There is a delay between from when the input crosses the reference voltage and the output responds. This is called the Propagation Delay. Propagation delay can be different between high-to low and low-to-high input transitions. This is shown as t_{pLH} and t_{pHL} in Figure 8-1 and is measured from the mid-point of the input to the midpoint of the output.

Figure 8-1. Comparator Timing Diagram

8.1.1.3 Overdrive Voltage

The overdrive voltage, V_{OD} , is the amount of input voltage beyond the reference voltage (and not the total input peak-to-peak voltage). The overdrive voltage is 100mV as shown in the [Figure 8-1](#page-14-0) example. The overdrive voltage can influence the propagation delay (t_p) . The smaller the overdrive voltage, the longer the propagation delay, particularly when <100mV. If the fastest speeds are desired, TI recommends applying the highest amount of overdrive possible.

The risetime (t_r) and falltime (t_f) is the time from the 20% and 80% points of the output waveform.

8.1.2 Hysteresis

The basic comparator configuration can oscillate or produce a noisy "chatter" output if the applied differential input voltage is near the comparator's offset voltage. This usually occurs when the input signal is moving very slowly across the switching threshold of the comparator.

This problem can be prevented by the addition of hysteresis or positive feedback.

The hysteresis transfer curve is shown in Hysteresis Transfer Curve. This curve is a function of three components: V_{TH} , V_{OS} , and $V_{H YST}$:

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and V_{IN-} . This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states.
- V_{HYST} is the hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.

Figure 8-2. Hysteresis Transfer Curve

For more information, please see Application Note SBOA219 "[Comparator with and without hysteresis circuit"](https://www.ti.com/lit/pdf/SBOA219).

8.1.2.1 Inverting Comparator With Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V+), as shown in Figure 8-3.

The equivalent resistor networks when the output is high and low are shown in Figure 8-3.

Figure 8-4. Inverting Configuration Resistor Equivalent Networks

When V_{IN} is less than V_A, the output voltage is high (for simplicity, assume V_O switches as high as V_{CC}). The three network resistors can be represented as R1 || R3 in series with R2, as shown in Figure 8-4.

Equation 1 below defines the high-to-low trip voltage (V_{A1}) .

$$
V_{A1} = V_{CC} \times \frac{R2}{(R1 \| R3) + R2}
$$
 (1)

When V_{IN} is greater than V_{A} , the output voltage is low. In this case, the three network resistors can be presented as R2 || R3 in series with R1, as shown in Equation 2.

Use Equation 2 to define the low to high trip voltage (V_{A2}) .

$$
V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)}
$$
(2)

Equation 3 defines the total hysteresis provided by the network.

$$
\Delta V_A = V_{A1} - V_{A2} \tag{3}
$$

8.1.2.2 Non-Inverting Comparator With Hysteresis

A noninverting comparator with hysteresis requires a two-resistor network and a voltage reference (V_{REF}) at the inverting input, as shown in TLV4H390-SEP in a Non-Inverting Configuration With Hysteresis,

Figure 8-5. TLV4H390-SEP in a Non-Inverting Configuration With Hysteresis

The equivalent resistor networks when the output is high and low are shown in Non-Inverting Configuration Resistor Networks.

Figure 8-6. Non-Inverting Configuration Resistor Networks

When V_{IN} is less than V_{REF} , the output is low. For the output to switch from low to high, V_{IN} must rise above the V_{IN1} threshold. Use Equation 4 to calculate V_{IN1} .

$$
V_{IN1} = R1 \times \frac{V_{REF}}{R2} + V_{REF} \tag{4}
$$

When V_{IN} is greater than V_{REF} , the output is high. For the comparator to switch back to a low state, V_{IN} must drop below V_{1N2} . Use Equation 5 to calculate V_{1N2} .

$$
V_{IN2} = \frac{V_{REF}(R1 + R2) - V_{CC} \times R1}{R2}
$$
 (5)

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2} , as shown in Equation 6.

$$
\Delta V_{IN} = V_{CC} \times \frac{R1}{R2}
$$
 (6)

For more information, please see Application Notes SNOA997 ["Inverting comparator with hysteresis circuit"](https://www.ti.com/lit/pdf/SNOA977) and SBOA313 ["Non-Inverting Comparator With Hysteresis Circuit](https://www.ti.com/lit/pdf/SBOA313)".

8.1.2.3 Inverting and Non-Inverting Hysteresis using Open-Drain Output

An open drain output device, such as the TLV4H390-SEP, can also be used, but the output pull-up resistor must also be taken into account in the calculations. The pull-up resistor is seen in series with the feedback resistor when the output is high. Thus, the feedback resistor is actually seen as R2 + R_{PULLUP}. TI recommends that the pull-up resistor be at least 10 times less than the feedback resistor value.

8.2 Typical Applications

8.2.1 Window Comparator

Window comparators are commonly used to detect undervoltage and overvoltage conditions. [Figure 8-7](#page-18-0) shows a simple window comparator circuit. Window comparators require open drain outputs (TLV4H290-SEP) if the outputs are directly connected together.

Figure 8-7. Window Comparator

8.2.1.1 Design Requirements

For this design, follow these design requirements:

- Alert (logic low output) when an input signal is less than 1.1V
- Alert (logic low output) when an input signal is greater than 2.2V
- Alert signal is active low
- Operate from a 3.3V power supply

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 8-7. Connect V_{CC} to a 3.3V power supply and V_{EE} to ground. Make R1, R2 and R3 each 10MΩ resistors. These three resistors are used to create the positive and negative thresholds for the window comparator (V_{TH+} and V_{TH-}).

With each resistor being equal, V_{TH+} is 2.2V and V_{TH-} is 1.1V. Large resistor values such as 10MΩ are used to minimize power consumption. The resistor values can be recalculated to provide the desired trip point values.

The sensor output voltage is applied to the inverting and noninverting inputs of the two comparators. Using two open-drain output comparators allows the two comparator outputs to be Wire-OR'ed together.

The respective comparator outputs are low when the sensor is less than 1.1V or greater than 2.2V. The respective comparator outputs are high when the sensor is in the range of 1.1V to 2.2V (within the "window"), as shown in Figure 8-8.

8.2.1.3 Application Curve

Figure 8-8. Window Comparator Results

For more information, please see Application note SBOA221 "[Window comparator circuit"](https://www.ti.com/lit/pdf/SBOA221).

8.2.2 Square-Wave Oscillator

Square-wave oscillator can be used as low cost timing reference or system supervisory clock source. A pushpull output (TLV4H390-SEP) is recommended for best symmetry.

Figure 8-9. Square-Wave Oscillator

8.2.2.1 Design Requirements

The square-wave period is determined by the RC time constant of the capacitor C_1 and resistor R₄. The maximum frequency is limited by propagation delay of the device and the capacitance load at the output. The low input bias current allows a lower capacitor value and larger resistor value combination for a given oscillator frequency, which can help to reduce BOM cost and board space. R4 must be over several kilo-ohms to minimize loading the output.

8.2.2.2 Detailed Design Procedure

The oscillation frequency is determined by the resistor and capacitor values. The following calculation provides details of the steps.

Figure 8-10. Square-Wave Oscillator Timing Thresholds

First consider the output of Figure Figure 8-9 as high, which indicates the inverted input V_C is lower than the noninverting input (V_A). This causes the C₁ to be charged through R₄, and the voltage V_C increases until the inverting input is equal to the noninverting input. The value of V_A at the point is calculated by Equation 7.

$$
V_{A1} = \frac{V_{CC} \times R_2}{R_2 + R_1 I I R_3}
$$
 (7)

if $R_1 = R_2 = R_3$, then $V_{A1} = 2V_{CC}/3$

At this time the comparator output trips pulling down the output to the negative rail. The value of V_A at this point is calculated by [Equation 8.](#page-20-0)

$$
V_{A2} = \frac{V_{CC}(R_2IIR_3)}{R_1 + R_2IIR_3}
$$
 (8)

if $R_1 = R_2 = R_3$, then $V_{A2} = V_{CC}/3$

The C₁ now discharges though the R₄, and the voltage V_{CC} decreases until the input reaches V_{A2}. At this point, the output switches back to the starting state. The oscillation period equals to the time duration from for C_1 from $2V_{CC}/3$ to V_{CC} / 3 then back to $2V_{CC}/3$, which is given by R₄C₁ × ln 2 for each trip. Therefore, the total time duration is calculated as $2 R_4C_1 \times \ln 2$.

The oscillation frequency can be obtained by Equation 9:

$$
f = 1 / (2 R4 \times C1 \times \ln 2)
$$

(9)

8.2.2.3 Application Curve

Figure 8-11 shows the simulated results of an oscillator using the following component values:

- $R_1 = R_2 = R_3 = R_4 = 100k\Omega$
- C_1 = 100pF, C_L = 20pF
- $V_+ = 5V$, $V_- = GND$
- C_{stray} (not shown) from V_A TO GND = 10pF

Figure 8-11. Square-Wave Oscillator Output Waveform

8.2.3 Adjustable Pulse Width Generator

The *Adjustable Pulse Width Generator* is a variation on the [Square-Wave Oscillator](#page-19-0) that allows adjusting the pulse widths.

 R_4 and R_5 provide separate charge and discharge paths for the capacitor C depending on the output state.

Figure 8-12. Adjustable Pulse Width Generator

The charge path is set through R_5 and D_2 when the output is high. Similarly, the discharge path for the capacitor is set by R_4 and D_1 when the output is low.

The pulse width t_1 is determined by the RC time constant of R₅ and C. Thus, the time t_2 between the pulses can be changed by varying R_4 , and the pulse width can be altered by R_5 . The frequency of the output can be changed by varying both R_4 and R_5 . At low voltages, the effects of the diode forward drop (0.8V, or 0.15V for Shottky) must be taken into account by altering output high and low voltages in the calculations.

8.2.4 Time Delay Generator

The circuit shown in Figure 8-13 provides output signals at a prescribed time interval from a time reference and automatically resets the output low when the input returns to 0V. This is useful for sequencing a "power on" signal to trigger a controlled start-up of power supplies.

Figure 8-13. Time Delay Generator

Consider the case of V_{IN} = 0. The output of comparator 4 is also at ground, "shorting" the capacitor and holding at 0V. This implies that the outputs of comparators 1, 2, and 3 are also at 0V. When an input signal is applied, the output of open drain comparator 4 goes High-Z and C charges exponentially through R. This is indicated in the graph. The output voltages of comparators 1, 2, and 3 switch to the high state in sequence when V_C rises above the reference voltages V₁, V₂ and V₃. A small amount of hysteresis has been provided by the 10kΩ and 10MΩ resistors to insure fast switching when the RC time constant is chosen to give long delay times. A good starting point is R = 100k Ω and C = 0.01µF to 1µF.

All outputs immediately go low when V_{IN} falls to 0V, due to the comparator output going low and immediately discharging the capacitor.

Comparator 4 must be a open-drain type output (TLV4H290-SEP), whereas comparators 1 though 3 can be either open drain or push-pull output, depending on system requirements. R_{PU} is not required for push-pull output devices.

8.2.5 Logic Level Shifter

The output of the TLV4H290-SEP is the uncommitted drain of the output transistor. Many open-drain outputs can be tied together to provide an output OR'ing function if desired.

Figure 8-14. Universal Logic Level Shifter

The two 10kΩ resistors bias the input to half of the input logic supply level to set the threshold in the mid-point of the input logic levels. Only one shared output pull-up resistor is needed and can be connected to any pull-up voltage between 0V and 5.5V. The pullup voltage must match the driven logic input "high" level.

8.2.6 One-Shot Multivibrator

Figure 8-15. One-Shot Multivibrator

A monostable multivibrator has one stable state in which the output can remain indefinitely. The circuit can be triggered externally to another quasi-stable state. A monostable multivibrator can thus be used to generate a pulse of desired width.

The desired pulse width is set by adjusting the values of C_2 and R_4 . The resistor divider of R_1 and R_2 can be used to determine the magnitude of the input trigger pulse. The output chnages state when V_1 < V_2 . Diode D₂

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNOSDF0A&partnum=TLV4H290-SEP)* 23

provides a rapid discharge path for capacitor C_2 to reset at the end of the pulse. The diode also prevents the non-inverting input from being driven below ground.

8.2.7 Bi-Stable Multivibrator

Figure 8-16. Bi-Stable Multivibrator

A bi-stable multivibrator has two stable states. The reference voltage is set up by the voltage divider of R_2 and R_3 . A pulse applied to the SET terminal sets the output of the comparator high. The resistor divider of R_1 , R_4 , and R_5 now clamps the non-inverting input to a voltage greater than the reference voltage. A pulse applied to RESET toggles the output low.

8.2.8 Zero Crossing Detector

A voltage divider of R₄ and R₅ establishes a reference voltage V₁ at the non-inverting input. By making the series resistance of R₁ and R₂ equal to R₅, the comparator switches when V_{IN} = 0. Diode D₁ imakes sure that V_3 clamps near ground. The voltage divider of R₂ and R₃ then prevents V₂ from going below ground. A small amount of hysteresis is setup to ensure rapid output voltage transitions.

8.2.9 Pulse Slicer

A Pulse Slicer is a variation of the Zero Crossing Detector and is used to detect the zero crossings on an input signal with a varying baseline level. This circuit works best with symmetrical waveforms. The RC network of R_1 and C₁ establishes an mean reference voltage V_{REF}, which tracks the mean amplitude of the V_{IN} signal. The noninverting input is directly connected to V_{REF} through R2. R2 and R3 are used to produce hysteresis to keep transitions free of spurious toggles. The time constant is a tradeoff between long-term symmetry and response time to changes in amplitude.

If the waveform is data, TI recommends that the data be encoded in NRZ (Non-Return to Zero) format to maintain proper average baseline. Asymmetrical inputs can suffer from timing distortions caused by the changing V_{REF} average voltage.

Figure 8-18. Pulse Slicer using TLV4H390-SEP

For this design, follow these design requirements:

- The RC constant value (R_2 and C_1) must support the targeted data rate to maintain a valid tripping threshold.
- The hysteresis introduced with R_2 and R_{43} helps to avoid spurious output toggles.

The TLV4H290-SEP may also be used, but with the addition of a pull-up resistor on the output (not shown for clarity).

Figure 8-19 shows the results of a 9600 baud data signal riding on a varying baseline.

Figure 8-19. Pulse Slicer Waveforms

8.3 Power Supply Recommendations

Due to the fast output edges, bypass capacitors are critical to have on the supply pin to prevent supply ringing and false triggers and oscillations. Bypass the supply directly at *each* device with a low ESR 0.1µF ceramic bypass capacitor directly between V_{CC} pin and ground pins. Narrow, peak currents are drawn during the output transition time, particularly for the push-pull output device. These narrow pulses can cause un-bypassed supply lines and poor grounds to ring, possibly causing variation that can eat into the input voltage range and create an inaccurate comparison or even oscillations.

The device can be powered from either "split" supplies (V+, V- & GND), or a "single" supply (V+ and GND), with GND applied to the V- pin.

Input signals must stay within the specified input range (between V+ and V-) for either type.

Note that on "split" supplies, the output now swings "low" (V_{O1}) to V- potential and not GND.

8.4 Layout

8.4.1 Layout Guidelines

For accurate comparator applications, a stable power supply with minimized noise and glitches is required. Output rise and fall times are in the tens of nanoseconds, and must be treated as high speed logic devices. The

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNOSDF0A&partnum=TLV4H290-SEP)* 25

bypass capacitor must be as close to the supply pin as possible and connected to a solid ground plane, and preferably directly between the V_{CC} and GND pins.

Minimize coupling between outputs and inputs to prevent output oscillations. Do not run output and input traces in parallel unless there is a V_{CC} or GND trace between output to reduce coupling. When series resistance is added to inputs, place the resistor close to the device. A low value (<100 ohms) resistor can also be added in series with the output to dampen any ringing or reflections on long, non-impedance controlled traces. For best edge shapes, controlled impedance traces with back-terminations must be used when routing long distances.

8.4.2 Layout Example

Figure 8-20. Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

[Analog Engineers Circuit Cookbook: Amplifiers](https://www.ti.com/lit/pdf/SLYY137) (See Comparators section) - SLYY137

[Precision Design, Comparator with Hysteresis Reference Design](https://www.ti.com/lit/pdf/TIDU020)— TIDU020

[Window comparator circuit](https://www.ti.com/lit/pdf/SBOA221) - SBOA221

[Reference Design, Window Comparator Reference Design](https://www.ti.com/lit/pdf/TIPD178)— TIPD178

[Comparator with and without hysteresis circuit](https://www.ti.com/lit/pdf/SBOA2219) - SBOA219

[Inverting comparator with hysteresis circuit](https://www.ti.com/lit/pdf/SNOA997) - SNOA997

[Non-Inverting Comparator With Hysteresis Circuit](https://www.ti.com/lit/pdf/SBOA313) - SBOA313

[Zero crossing detection using comparator circuit](https://www.ti.com/lit/pdf/SNOA999) - SNOA999

[PWM generator circuit](https://www.ti.com/lit/pdf/SBOA212) - SBOA212

[How to Implement Comparators for Improving Performance of Rotary Encoder in Industrial Drive Applications](https://www.ti.com/lit/pdf/SNOAA41) - [SNOAA41](https://www.ti.com/lit/pdf/SNOAA41)

[A Quad of Independently Func Comparators](https://www.ti.com/lit/pdf/SNOA654) - SNOA654

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (May 2024) to Revision A (December 2024) Page

• Production Data Release..[1](#page-0-0)

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jan-2025

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height DYY0014A

PLASTIC SMALL OUTLINE

-
- per ASME Y14.5M.
This drawing is subject to change without notice.
-
- 0.15 per side.
-
-

EXAMPLE BOARD LAYOUT

DYY0014A SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE

NOTES: (continued)

-
-

EXAMPLE STENCIL DESIGN

DYY0014A SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE

NOTES: (continued)

- design recommendations.
Board assembly site may have different recommendations for stencil design.
-

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated