

2.95-V to 6-V Input, 3-A Output, 2-MHz, Synchronous Step-Down Switcher With Integrated FETs (SWIFT™)

Check for Samples: [TPS54319](#)


FEATURES

- Two 45-mΩ (typical) MOSFETs for High Efficiency at 3-A Loads
- 300kHz to 2MHz Switching Frequency
- 0.8 V ± 3.0% Voltage Reference Over Temperature (0°C to 85°C)
- Synchronizes to External Clock
- Adjustable Slow Start/Sequencing
- UV and OV Power Good Output
- –40°C to 150°C Operating Junction Temperature Range
- Thermally Enhanced 3mm × 3mm 16-pin QFN
- Pin Compatible to TPS54318

APPLICATIONS

- Low-Voltage, High-Density Power Systems
- Point-of-Load Regulation for Consumer Applications such as Set Top Boxes, LCD Displays, CPE Equipment

SIMPLIFIED SCHEMATIC



DESCRIPTION

The TPS54319 device is a full featured 6 V, 3 A, synchronous step down current mode converter with two integrated MOSFETs.

The TPS54319 enables small designs by integrating the MOSFETs, implementing current mode control to reduce external component count, reducing inductor size by enabling up to 2 MHz switching frequency, and minimizing the IC footprint with a small 3mm x 3mm thermally enhanced QFN package.

The TPS54319 provides accurate regulation for a variety of loads with an accurate ±3.0% Voltage Reference (VREF) over temperature.


Efficiency is maximized through the integrated 45mΩ MOSFETs and 360μA typical supply current. Using the enable pin, shutdown supply current is reduced to 2 μA by entering a shutdown mode.

Under voltage lockout is internally set at 2.6 V, but can be increased by programming the threshold with a resistor network on the enable pin. The output voltage startup ramp is controlled by the slow start pin. An open drain power good signal indicates the output is within 93% to 107% of its nominal voltage.

Frequency fold back and thermal shutdown protects the device during an over-current condition.

The TPS54319 is supported in the SwitcherPro™ Software Tool at www.ti.com/switcherpro.

For more SWIFT™ documentation, see the TI website at www.ti.com/swift.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SWIFT, SwitcherPro are trademarks of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE	PART NUMBER
-40°C to 150°C	3 x 3 mm QFN	TPS54319RTE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE		UNIT
		MIN	MAX	
Input voltage	VIN	-0.3	7	V
	EN	-0.3	7	
	BOOT		PH + 7	
	VSENSE	-0.3	3	
	COMP	-0.3	3	
	PWRGD	-0.3	7	
	SS/TR	-0.3	3	
	RT/CLK	-0.3	6	
Output voltage	BOOT-PH		7	V
	PH	-0.6	7	
	PH 10 ns Transient	-2	10	
Source current	EN		100	μA
	RT/CLK		100	μA
Sink current	COMP		100	μA
	PWRGD		10	mA
	SS/TR		100	μA
Electrostatic discharge (HBM) QSS 009-105 (JESD22-A114A) ⁽²⁾			1	kV
Electrostatic discharge (CDM) QSS 009-147 (JESD22-C101B.01)			500	V
Temperature	T _j	-40	150	°C
	T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ELECTRICAL SPECIFICATIONS is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS54319	UNITS
		RTE (16-PINS)	
θ_{JA}	Junction-to-ambient thermal resistance (standard board)	51.7	°C/W
θ_{JA}	Junction-to-ambient thermal resistance (custom board) ⁽³⁾	37.0	
Ψ_{JT}	Junction-to-top characterization parameter	0.8	
Ψ_{JB}	Junction-to-board characterization parameter	19.2	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	69.3	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	6.2	
θ_{JB}	Junction-to-board thermal resistance	22	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#).
- (2) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in application section of this data sheet for more information.
- (3) Test boards conditions:
- 2 inches x 2 inches, 4 layers, thickness: 0.062 inch
 - 2 oz. copper traces located on the top of the PCB
 - 2 oz. copper ground planes on the 2 internal layers and bottom layer
 - 4 thermal vias (10mil) located under the device package

ELECTRICAL CHARACTERISTICS
 $T_J = -40^\circ\text{C}$ to 150°C , $V_{IN} = 2.95$ to 6 V (unless otherwise noted)


DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Operating input voltage		2.95		6	V
Internal under voltage lockout threshold			2.6	2.8	V
Shutdown supply current	EN = 0 V, 25°C, 2.95 V ≤ VIN ≤ 6 V		2	5	μA
Quiescent Current - I _q	VSENSE = 0.9 V, VIN = 5 V, 25°C, RT = 400 kΩ		360	575	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.25		V
	Falling		1.18		
Input current	Enable threshold + 50 mV		-4.6		μA
	Enable threshold - 50 mV		-1.2		
VOLTAGE REFERENCE (VSENSE PIN)					
Voltage Reference	2.95 V ≤ VIN ≤ 6 V, 0°C < T _J < 85°C	0.802	0.827	0.852	V
MOSFET					
High side switch resistance	BOOT-PH= 5 V		45	81	mΩ
	BOOT-PH= 2.95 V		64	110	
Low side switch resistance	VIN= 5 V		42	81	mΩ
	VIN= 2.95 V		59	110	
ERROR AMPLIFIER					
Input current			7		nA
Error amplifier transconductance (gm)	-2 μA < I(COMP) < 2 μA, V(COMP) = 1 V		245		μmhos
Error amplifier transconductance (gm) during slow start	-2 μA < I(COMP) < 2 μA, V(COMP) = 1 V, Vsense = 0.4 V		79		μmhos
Error amplifier source/sink	V(COMP) = 1 V, 100 mV overdrive		+20 -20		μA
COMP to Iswitch gm			18		A/V
CURRENT LIMIT					
Current limit threshold	3V	4.2	6.6		A
THERMAL SHUTDOWN					
Thermal Shutdown			165		°C
Hysteresis			15		°C

ELECTRICAL CHARACTERISTICS (continued)T_J = –40°C to 150°C, V_{IN} = 2.95 to 6 V (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
Switching frequency range using RT mode		300		2000	kHz
Switching frequency	R _t = 400 kΩ	400	500	600	kHz
Switching frequency range using CLK mode		300		2000	kHz
Minimum CLK pulse width		75			ns
RT/CLK voltage	R(RT/CLK) = 400kΩ		0.5		V
RT/CLK high threshold			1.6	2.2	V
RT/CLK low threshold		0.4	0.6		V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		90		ns
PLL lock in time	Measure at 500 kHz		14		μs
PH (PH PIN)					
Minimum On time	Measured at 50% points on PH, I _O UT = 3 A		65		ns
	Measured at 50% points on PH, V _{IN} = 5 V, I _O UT = 0 A		120		
Minimum Off time	Prior to skipping off pulses, BOOT-PH = 2.95 V, I _O UT = 3 A		60		ns
Rise Time	V _{IN} = 5 V, 3 A		2.5		V/ns
Fall Time			2		
BOOT (BOOT PIN)					
BOOT Charge Resistance	V _{IN} = 5 V		16		Ω
BOOT-PH UVLO	V _{IN} = 2.95 V		2.2		V
SLOW START AND TRACKING (SS/TR PIN)					
Charge Current	V(SS/TR) = 0.4 V		2.2		μA
SS/TR to VSENSE matching	V(SS/TR) = 0.4 V		35		mV
SS/TR to reference crossover	98% normal		1.1		V
SS/TR discharge voltage (Overload)	VSENSE = 0 V		46		mV
SS/TR discharge current (Overload)	VSENSE = 0 V, V(SS/TR) = 0.4 V		325		μA
POWER GOOD (PWRGD PIN)					
VSENSE threshold	VSENSE falling (Fault)		91		% V _{ref}
	VSENSE rising (Good)		93		% V _{ref}
	VSENSE rising (Fault)		107		% V _{ref}
	VSENSE falling (Good)		105		% V _{ref}
Hysteresis	VSENSE falling		2		% V _{ref}
Output high leakage	VSENSE = V _{REF} , V(PWRGD) = 5.5 V		2		nA
On resistance			100	200	Ω
Output low	I(PWRGD) = 3.0 mA		0.3	0.6	V
Minimum V _{IN} for valid output	V(PWRGD) < 0.5 V at 100 μA		1.2	1.6	V

DEVICE INFORMATION


PIN CONFIGURATION



PIN FUNCTIONS

PIN		DESCRIPTION
NAME	NO.	
AGND	5	Analog Ground should be electrically connected to GND close to the device.
BOOT	13	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP	7	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	15	Enable pin, internal pull-up current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
GND	3, 4	Power Ground. This pin should be electrically connected directly to the power pad under the IC.
PH	10, 11, 12	The source of the internal high side power MOSFET, and drain of the internal low side (synchronous) rectifier MOSFET.
PowerPAD	17	GND pin should be connected to the exposed power pad for proper operation. This power pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.
PWRGD	14	An open drain output; asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-voltage or EN shut down.
RT/CLK	8	Resistor Timing or External Clock input pin.
SS/TR	9	Slow start and tracking. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be used for tracking.
VIN	1, 2, 16	Input supply voltage, 2.95 V to 6 V.
VSENSE	6	Inverting node of the transconductance (gm) error amplifier.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS CURVES

HIGH SIDE AND LOW SIDE Rdson vs TEMPERATURE




Figure 1.

FREQUENCY vs TEMPERATURE




Figure 2.

TYPICAL CHARACTERISTICS CURVES (continued)

HIGH SIDE CURRENT LIMIT vs TEMPERATURE




Figure 3.

VOLTAGE REFERENCE vs TEMPERATURE




Figure 4.

SWITCHING FREQUENCY vs RT RESISTANCE LOW FREQUENCY RANGE




Figure 5.

SWITCHING FREQUENCY vs RT RESISTANCE HIGH FREQUENCY RANGE




Figure 6.

SWITCHING FREQUENCY vs VSENSE




Figure 7.

TRANSCONDUCTANCE vs TEMPERATURE




Figure 8.

TYPICAL CHARACTERISTICS CURVES (continued)

TRANSCONDUCTANCE (SLOW START) vs JUNCTION TEMPERATURE




Figure 9.

EN PIN VOLTAGE vs TEMPERATURE




Figure 10.

EN PIN CURRENT vs TEMPERATURE




Figure 11.

EN PIN CURRENT vs TEMPERATURE




Figure 12.

CHARGE CURRENT vs TEMPERATURE




Figure 13.

INPUT VOLTAGE vs TEMPERATURE




Figure 14.

TYPICAL CHARACTERISTICS CURVES (continued)

SHUTDOWN SUPPLY CURRENT vs TEMPERATURE




Figure 15.

SHUTDOWN SUPPLY CURRENT vs INPUT VOLTAGE




Figure 16.

VIN SUPPLY CURRENT vs JUNCTION TEMPERATURE




Figure 17.

VIN SUPPLY CURRENT vs INPUT VOLTAGE




Figure 18.

PWRGD THRESHOLD vs TEMPERATURE




Figure 19.

PWRGD ON-RESISTANCE vs TEMPERATURE




Figure 20.

TYPICAL CHARACTERISTICS CURVES (continued)




Figure 21.

OVERVIEW

The TPS54319 is a 6-V, 3-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 300 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54319 has a typical default start up voltage of 2.6 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pull up current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54319 is typically 360 μ A when not switching and under no load. When the device is disabled, the supply current is less than 5 μ A.

The integrated 45 m Ω MOSFETs allow for high efficiency power supply designs with continuous output currents up to 3 amperes.

The TPS54319 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54319 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.827 V reference.

The TPS54319 has a power good comparator (PWRGD) with 2% hysteresis.

The TPS54319 minimizes excessive output over-voltage transients by taking advantage of the over-voltage power good comparator. When the regulated output voltage is greater than 107% of the nominal voltage, the over-voltage comparator is activated, and the high side MOSFET is turned off and masked from turning on until the output voltage is lower than 105%.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an over-temperature fault, UVLO fault or disabled condition.

The use of a frequency fold-back circuit reduces the switching frequency during startup and over current fault conditions to help limit the inductor current.

DETAILED DESCRIPTION

FIXED FREQUENCY PWM CONTROL

The TPS54319 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the COMP voltage level the high side power switch is turned off and the low side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient response performance.

SLOPE COMPENSATION AND OUTPUT CURRENT

The TPS54319 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases. The available peak inductor current remains constant over the full duty cycle range.

BOOTSTRAP VOLTAGE (BOOT) AND LOW DROPOUT OPERATION

The TPS54319 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be 0.1 μF . A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve drop out, the TPS54319 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.2 V. The high side MOSFET is turned off using an UVLO circuit, allowing for the low side MOSFET to conduct when the voltage from BOOT to PH drops below 2.2 V. Since the supply current sourced from the BOOT pin is very low, the high side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is very high.

ERROR AMPLIFIER

The TPS54319 has a transconductance amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.827 V voltage reference. The transconductance of the error amplifier is 245 $\mu\text{A}/\text{V}$ during normal operation. When the voltage of VSENSE pin is below 0.827 V and the device is regulating using the SS/TR voltage, the gm is typically greater than 79 $\mu\text{A}/\text{V}$, but less than 245 $\mu\text{A}/\text{V}$. The frequency compensation components are placed between the COMP pin and ground.

VOLTAGE REFERENCE

The voltage reference system produces a precise $\pm 3.0\%$ voltage reference over temperature by scaling the output of a temperature-stable bandgap circuit. The bandgap and scaling circuits produce 0.827 V at the non-inverting input of the error amplifier.

ADJUSTING THE OUTPUT VOLTAGE

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use divider resistors with 1% tolerance or better. Start with a 100 k Ω for the R1 resistor and use the [Equation 1](#) to calculate R2. To improve efficiency at very light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = R1 \times \left(\frac{0.827 \text{ V}}{V_O - 0.827 \text{ V}} \right) \quad (1)$$




Figure 22. Voltage Divider Circuit

ENABLE AND ADJUSTING UNDER-VOLTAGE LOCKOUT

The TPS54319 is disabled when the VIN pin voltage falls below 2.6 V. If an application requires a higher under-voltage lockout (UVLO), use the EN pin as shown in Figure 23 to adjust the input voltage UVLO by using two external resistors. The EN pin has an internal pull-up current source that provides the default condition of the TPS54319 operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 3.4 μA of hysteresis is added. When the EN pin is pulled below 1.18 V, the 3.4 μA is removed. This additional current facilitates input voltage hysteresis.




Figure 23. Adjustable Under Voltage Lock Out

$$R1 = \frac{0.944 \times V_{\text{START}} - V_{\text{STOP}}}{3.47 \times 10^{-6}} (\Omega) \quad (2)$$

$$R2 = \frac{1.18 \cdot R1}{V_{\text{STOP}} - 1.18 + 4.6 \times 10^{-6} \cdot R1} (\Omega) \quad (3)$$

SLOW START / TRACKING PIN

The TPS54319 regulates to the lower of the SS/TR pin and the internal reference voltage. A capacitor on the SS/TR pin to ground implements a slow start time. The TPS54319 has an internal pull-up current source of 2.2 μA which charges the external slow start capacitor. Equation 4 calculates the required slow start capacitor value where T_{ss} is the desired slow start time in ms, I_{ss} is the internal slow start charging current of 2.2 μA , and V_{ref} is the internal voltage reference of 0.827 V.

$$C_{\text{ss}}(\text{nF}) = \frac{T_{\text{ss}}(\text{mS}) \times I_{\text{ss}}(\mu\text{A})}{V_{\text{ref}}(\text{V})} \quad (4)$$

If during normal operation, the VIN goes below the UVLO, EN pin pulled below 1.2 V, or a thermal shutdown event occurs, the TPS54319 stops switching. When the VIN goes above UVLO, EN is released or pulled high, or a thermal shutdown is exited, then SS/TR is discharged to below 40 mV before reinitiating a powering up sequence. The VSENSE voltage will follow the SS/TR pin voltage with a 35mV offset up to 85% of the internal voltage reference. When the SS/TR voltage is greater than 85% on the internal reference voltage the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference.

SEQUENCING

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open drain or collector output of a power on reset pin of another device. Figure 24 shows the sequential method. The power good is coupled to the EN pin on the TPS54319 which enables the second power supply once the primary supply reaches regulation.

Ratio-metric start up can be accomplished by connecting the SS/TR pins together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pull up current source must be doubled in Equation 4. The ratio metric method is illustrated in Figure 26.




Figure 24. Sequential Start-Up Sequence




Figure 25. Sequential Startup using EN and PWRGD




Figure 26. Schematic for Ratio-metric Start-Up Sequence




Figure 27. Ratio-metric Startup with Vout1 Leading Vout2

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 28 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 5 and Equation 6, the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. Equation 7 is the voltage difference between Vout1 and Vout2. The ΔV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset ($V_{ssoffset}$) in the slow start circuit and the offset created by the pullup current source (I_{ss}) and tracking resistors, the $V_{ssoffset}$ and I_{ss} are included as variables in the equations. To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 5 through Equation 7 for ΔV . Equation 7 will result in a positive number for applications which the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. Since the SS/TR pin must be pulled below 40mV before starting after an EN, UVLO or thermal shutdown fault, careful selection of the tracking resistors is needed to ensure the device will restart after a fault. Make sure the calculated R1 value from Equation 5 is greater than the value calculated in Equation 8 to ensure the device can recover from a fault. As the SS/TR voltage becomes more than 85% of the nominal reference voltage the $V_{ssoffset}$ becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 1.1 V for a complete handoff to the internal voltage reference as shown in Figure 27.

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \tag{5}$$

$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \tag{6}$$

$$\Delta V = V_{out1} - V_{out2} \tag{7}$$

$$R1 > 2930 \times V_{out1} - 145 \times \Delta V \tag{8}$$




Figure 28. Ratio-metric and Simultaneous Startup Sequence




Figure 29. Ratio-metric Start-Up using Coupled SS/TR Pins

CONSTANT SWITCHING FREQUENCY and TIMING RESISTOR (RT/CLK Pin)

The switching frequency of the TPS54319 is adjustable over a wide range from 300 kHz to 2000 kHz by placing a maximum of 700 kΩ and minimum of 85 kΩ, respectively, on the RT/CLK pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in [Figure 5](#) and [Figure 6](#), or [Equation 9](#).

$$RT \text{ (k}\Omega\text{)} = \frac{311890}{F_{sw}(\text{kHz})^{1.0793}} \quad (9)$$

$$F_{sw}(\text{kHz}) = \frac{133870}{RT(\text{k}\Omega)^{0.9393}} \quad (10)$$

To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 65 ns at full current load and 120 ns at no load, and limits the maximum operating input voltage or output voltage.

OVERCURRENT PROTECTION

The TPS54319 implements a cycle by cycle current limit. During each switching cycle the high side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

FREQUENCY SHIFT

To operate at high switching frequencies and provide protection during overcurrent conditions, the TPS54319 implements a frequency shift. If frequency shift was not implemented, during an overcurrent condition the low side MOSFET may not be turned off long enough to reduce the current in the inductor, causing a current runaway. With frequency shift, during an overcurrent condition the switching frequency is reduced from 100%, then 50%, then 25%, then 12.5% as the voltage decreases from 0.827 to 0 volts on VSENSE pin to allow the low side MOSFET to be off long enough to decrease the current in the inductor. During start-up, the switching frequency increases as the voltage on VSENSE increases from 0 to 0.827 volts. See [Figure 7](#) for details.

REVERSE OVERCURRENT PROTECTION

The TPS54319 implements low side current protection by detecting the voltage across the low side MOSFET. When the converter sinks current through its low side FET, the control circuit turns off the low side MOSFET if the reverse current is typically more than 2 A. By implementing this additional protection scheme, the converter is able to protect itself from excessive current during power cycling and start-up into pre-biased outputs.

SYNCHRONIZE USING THE RT/CLK PIN

The RT/CLK pin is used to synchronize the converter to an external system clock. See Figure 30. To implement the synchronization feature in a system, connect a square wave to the RT/CLK pin with an on time of at least 75ns. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to the frequency set by the resistor. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V typically. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin.




Figure 30. Synchronizing to a System Clock




Figure 31. Plot of Synchronizing to System Clock

POWER GOOD (PWRGD PIN)

The PWRGD pin output is an open drain MOSFET. The output is pulled low when the VSENSE voltage enters the fault condition by falling below 91% or rising above 107% of the nominal internal reference voltage. There is a 2% hysteresis on the threshold voltage, so when the VSENSE voltage rises to the good condition above 93% or falls below 105% of the internal voltage reference the PWRGD output MOSFET is turned off. It is recommended to use a pull-up resistor between the values of 1k Ω and 100k Ω to a voltage source that is 6 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.2 V.

OVERVOLTAGE TRANSIENT PROTECTION

The TPS54319 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to the OVTP threshold which is 107% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high side MOSFET is allowed to turn on the next clock cycle.

THERMAL SHUTDOWN

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 150°C, the device reinitiates the power up sequence by discharging the SS pin to below 40 mV. The thermal shutdown hysteresis is 15°C.

SMALL SIGNAL MODEL FOR LOOP RESPONSE

Figure 32 shows an equivalent model for the TPS54319 control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a g_m of $245 \mu\text{A/V}$. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_o and capacitor C_o model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Figure 32. Small Signal Model for Loop Response

SIMPLE SMALL SIGNAL MODEL FOR PEAK CURRENT MODE CONTROL

Figure 32 is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54319 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 11 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 32) is the power stage transconductance. The g_m for the TPS54319 is 18.0 A/V . The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 12. As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current [see Equation 13]. The combined effect is highlighted by the dashed line in the right half of Figure 33. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




Figure 33. Simple Small Signal Model and Frequency Response for Peak Current Mode Control

$$\frac{v_o}{v_c} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \tag{11}$$

$$A_{dc} = g_{m_{ps}} \times R_L \tag{12}$$

$$f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi} \tag{13}$$

$$f_z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \tag{14}$$

SMALL SIGNAL MODEL FOR FREQUENCY COMPENSATION

The TPS54319 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in Figure 34. The Type 2 circuits are most likely implemented in high bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high frequency pole is added to attenuate high frequency noise.




Figure 34. Types of Frequency Compensation

The design guidelines for TPS54319 loop compensation are as follows:

1. The modulator pole, $f_{p\text{ mod}}$, and the esr zero, $f_{z\text{ mod}}$ must be calculated using [Equation 15](#) and [Equation 16](#). Derating the output capacitor (C_{OUT}) may be needed if the output voltage is a high percentage of the capacitor rating. Use the capacitor manufacturer information to derate the capacitor value. Use [Equation 17](#) and [Equation 18](#) to estimate a starting point for the crossover frequency, f_c . [Equation 17](#) is the geometric mean of the modulator pole and the esr zero and [Equation 18](#) is the mean of modulator pole and the switching frequency. Use the lower value of [Equation 17](#) or [Equation 18](#) as the maximum crossover frequency.

$$f_{p\text{ mod}} = \frac{I_{\text{out max}}}{2\pi \times V_{\text{out}} \times C_{\text{out}}} \quad (15)$$

$$f_{z\text{ mod}} = \frac{1}{2\pi \times R_{\text{esr}} \times C_{\text{out}}} \quad (16)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times f_{z\text{ mod}}} \quad (17)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times \frac{f_{\text{sw}}}{2}} \quad (18)$$

2. R_3 can be determined by

$$R_3 = \frac{2\pi \times f_c \times V_o \times C_{\text{OUT}}}{g_{m_{\text{ea}}} \times V_{\text{ref}} \times g_{m_{\text{ps}}}} \quad (19)$$

Where $g_{m_{\text{ea}}}$ is the amplifier gain (245 $\mu\text{A/V}$), $g_{m_{\text{ps}}}$ is the power stage gain (18 A/V).

3. Place a compensation zero at the dominant pole $f_p = \frac{1}{C_{\text{OUT}} \times R_L \times 2\pi}$. C_1 can be determined by

$$C_1 = \frac{R_L \times C_{\text{OUT}}}{R_3} \quad (20)$$

4. C_2 is optional. It can be used to cancel the zero from C_o 's ESR.

$$C_2 = \frac{R_{\text{esr}} \times C_{\text{OUT}}}{R_3} \quad (21)$$

For this design example, use $K_{IND} = 0.3$ and the inductor value is calculated to be $1.36 \mu\text{H}$. For this design, a nearest standard value was chosen: $1.5 \mu\text{H}$. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from [Equation 24](#) and [Equation 25](#).

For this design, the RMS inductor current is 3.01 A and the peak inductor current is 3.72 A. The chosen inductor is a Coilcraft XLA4020-152ME_. It has a saturation current rating of 9.6 A and a RMS current rating of 7.5 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \times K_{IND}} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (22)$$

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \times \frac{V_{out}}{V_{inmax} \times f_{sw}} \quad (23)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \times \left(\frac{V_o \times (V_{inmax} - V_o)}{V_{inmax} \times L1 \times f_{sw}} \right)^2} \quad (24)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (25)$$

OUTPUT CAPACITOR

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. [Equation 26](#) shows the minimum output capacitance necessary to accomplish this.

For this example, the transient load response is specified as a 5 % change in V_{out} for a load step from 0 A (no load) to 1.5 A (50% load). For this example, $\Delta I_{out} = 1.5 - 0 = 1.5 \text{ A}$ and $\Delta V_{out} = 0.05 \times 1.8 = 0.090 \text{ V}$. Using these numbers gives a minimum capacitance of $33 \mu\text{F}$. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

[Equation 27](#) calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{sw} is the switching frequency, V_{ripple} is the maximum allowable output voltage ripple, and I_{ripple} is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, [Equation 27](#) yields $2.3 \mu\text{F}$.

$$C_o > \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}} \quad (26)$$

$$C_o > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{oripple}}{I_{ripple}}}$$

Where ΔI_{out} is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{out} is the allowable change in the output voltage. (27)

Equation 28 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 28 indicates the ESR should be less than 55 m Ω . In this case, the ESR of the ceramic capacitor is much less than 55 m Ω .

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, two 22 μ F 10 V X5R ceramic capacitors with 3 m Ω of ESR are used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 29 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 29 yields 333 mA.

$$Resr < \frac{V_{oripple}}{I_{ripple}} \quad (28)$$

$$I_{corms} = \frac{V_{out} \times (V_{inmax} - V_{out})}{\sqrt{12} \times V_{inmax} \times L1 \times f_{sw}} \quad (29)$$

INPUT CAPACITOR

The TPS54319 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μ F of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54319. The input ripple current can be calculated using Equation 30.

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the maximum input voltage. For this example, one 10 μ F and one 0.1 μ F 10 V capacitors in parallel have been selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 31. Using the design example values, $I_{outmax}=3$ A, $C_{in}=10$ μ F, $f_{sw}=1$ MHz, yields an input voltage ripple of 76 mV and a rms input ripple current of 1.47 A.

$$I_{cirms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{inmin}} \times \frac{(V_{inmin} - V_{out})}{V_{inmin}}} \quad (30)$$

$$\Delta V_{in} = \frac{I_{outmax} \times 0.25}{C_{in} \times f_{sw}} \quad (31)$$

SLOW START CAPACITOR

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its

nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54319 reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow start capacitor value can be calculated using [Equation 32](#). For the example circuit, the slow start time is not too critical since the output capacitor value is 44 μF which does not require much current to charge to 1.8 V. The example circuit has the slow start time set to an arbitrary value of 4ms which requires a 10 nF capacitor. In TPS54319, I_{SS} is 2.2 μA and V_{ref} is 0.827 V.

$$C_{\text{SS}}(\text{nF}) = \frac{T_{\text{SS}}(\text{ms}) \times I_{\text{SS}}(\mu\text{A})}{V_{\text{ref}}(\text{V})} \quad (32)$$

BOOTSTRAP CAPACITOR SELECTION

A 0.1 μF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

OUTPUT VOLTAGE AND FEEDBACK RESISTORS SELECTION

For the example design, 100 k Ω was selected for R6. Using [Equation 33](#), R7 is calculated as 80 k Ω . The nearest standard 1% resistor is 80.5 k Ω .

$$R7 = \frac{V_{\text{ref}}}{V_o - V_{\text{ref}}} R6 \quad (33)$$

Due to the internal design of the TPS54319, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.827 V. Above 0.827 V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by [Equation 34](#)

$$V_{\text{outmin}} = \text{Ontimemin} \times F_{\text{smax}} \times (V_{\text{inmax}} - I_{\text{outmin}} \times 2 \times R_{\text{DS}}) - I_{\text{outmin}} \times (R_{\text{L}} + R_{\text{DS}})$$

Where:

V_{outmin} = minimum achievable output voltage

Ontimemin = minimum controllable on-time (65 ns typical, 120 nsec no load)

F_{smax} = maximum switching frequency including tolerance

V_{inmax} = maximum input voltage

I_{outmin} = minimum load current

R_{DS} = minimum high side MOSFET on resistance (45 - 64 m Ω)

R_{L} = series resistance of output inductor

(34)

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by [Equation 35](#)

$$V_{\text{outmax}} = (1 - \text{Offtimemax} \times F_{\text{smax}}) \times (V_{\text{inmin}} - I_{\text{outmax}} \times 2 \times R_{\text{DS}}) - I_{\text{outmax}} \times (R_{\text{L}} + R_{\text{DS}})$$

Where:

V_{outmax} = maximum achievable output voltage

Offtimemax = maximum off time (60 nsec typical)

F_{smax} = maximum switching frequency including tolerance

V_{inmin} = minimum input voltage

I_{outmax} = maximum load current

R_{DS} = maximum high side MOSFET on resistance (81 - 110 m Ω)

R_{L} = series resistance of output inductor

(35)

COMPENSATION

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54319. Since the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations. Use [SwitcherPro](#) software for a more accurate design.

To get started, the modulator pole, $f_{p\text{ mod}}$, and the esr zero, $f_{z\text{ mod}}$ must be calculated using [Equation 36](#) and [Equation 37](#). For C_{out} , derating the capacitor is not needed as the 1.8 V output is a small percentage of the 10 V capacitor rating. If the output is a high percentage of the capacitor rating, use the capacitor manufacturer information to derate the capacitor value. Use [Equation 38](#) and [Equation 39](#) to estimate a starting point for the crossover frequency, f_c . For the example design, $f_{p\text{ mod}}$ is 6.03 kHz and $f_{z\text{ mod}}$ is 1210 kHz. [Equation 38](#) is the geometric mean of the modulator pole and the esr zero and [Equation 39](#) is the mean of modulator pole and the switching frequency. [Equation 38](#) yields 85.3 kHz and [Equation 39](#) gives 54.9 kHz. Use the lower value of [Equation 38](#) or [Equation 39](#) as the approximate crossover frequency. For this example, f_c is 56 kHz. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole (if needed).

$$f_{p\text{ mod}} = \frac{I_{\text{out max}}}{2\pi \times V_{\text{out}} \times C_{\text{out}}} \quad (36)$$

$$f_{z\text{ mod}} = \frac{1}{2\pi \times R_{\text{esr}} \times C_{\text{out}}} \quad (37)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times f_{z\text{ mod}}} \quad (38)$$

$$f_c = \sqrt{f_{p\text{ mod}} \times \frac{f_{\text{sw}}}{2}} \quad (39)$$

The compensation design takes the following steps:

1. Set up the anticipated cross-over frequency. Use [Equation 40](#) to calculate the compensation network's resistor value. In this example, the anticipated cross-over frequency (f_c) is 56 kHz. The power stage gain ($g_{m\text{ ps}}$) is 18 A/V and the error amplifier gain ($g_{m\text{ ea}}$) is 245 $\mu\text{A/V}$.

$$R_3 = \frac{2\pi \times f_c \times V_o \times C_o}{G_m \times V_{\text{ref}} \times V_{I_{g_m}}} \quad (40)$$

2. Place compensation zero at the pole formed by the load resistor and the output capacitor. The compensation network's capacitor can be calculated from [Equation 41](#).

$$C_3 = \frac{R_o \times C_o}{R_3} \quad (41)$$

3. An additional pole can be added to attenuate high frequency noise. In this application, it is not necessary to add it.

From the procedures above, the compensation network includes a 7.68 k Ω resistor and a 3300 pF capacitor.

APPLICATION CURVES




Figure 36.




Figure 37.




Figure 38.




Figure 39.




Figure 40.




Figure 41.

POWER UP VOUT, EN




Figure 42.

OUTPUT RIPPLE, 3 A




Figure 43.

INPUT RIPPLE, 3 A




Figure 44.

CLOSED LOOP RESPONSE, VIN (5 V), 3 A




Figure 45.

LOAD REGULATION vs LOAD CURRENT




Figure 46.

REGULATION vs INPUT VOLTAGE




Figure 47.

POWER DISSIPATION ESTIMATE

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC (P_{tot}) includes conduction loss (P_{con}), dead time loss (P_d), switching loss (P_{sw}), gate drive loss (P_{gd}) and supply current loss (P_q).

$$P_{con} = I_o^2 \times R_{DS_on_Temp}$$

$$P_d = f_{sw} \times I_o \times 0.7 \times 40 \times 10^{-9}$$

$$P_{sw} = 1/2 \times V_{in} \times I_o \times f_{sw} \times 8 \times 10^{-9}$$

$$P_{gd} = 2 \times V_{in} \times f_{sw} \times 2 \times 10^{-9}$$

$$P_q = V_{in} \times 360 \times 10^{-6}$$

Where:

I_o is the output current (A).

R_{DS_on_Temp} is the on-resistance of the high-side MOSFET with given temperature (Ω).

V_{in} is the input voltage (V).

f_{sw} is the switching frequency (Hz).

So

$$P_{tot} = P_{con} + P_d + P_{sw} + P_{gd} + P_q$$

For given T_A,

$$T_J = T_A + R_{th} \times P_{tot}$$

For given T_{JMAX} = 150°C

$$T_{Amax} = T_{Jmax} - R_{th} \times P_{tot}$$

Where:

P_{tot} is the total device power dissipation (W).

T_A is the ambient temperature (°C).

T_J is the junction temperature (°C).

R_{th} is the thermal resistance of the package (°C/W).

T_{JMAX} is maximum junction temperature (°C).

T_{AMAX} is maximum ambient temperature (°C).


There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.

LAYOUT

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Care should be taken to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See [Figure 48](#) for a PCB layout example. The GND pins and AGND pin should be tied directly to the power pad under the IC. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top side ground area along with any additional internal ground planes must provide adequate heat dissipating area.

Locate the input bypass capacitor as close to the IC as possible. The PH pin should be routed to the output inductor. Since the PH connection is the switching node, the output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The boot capacitor must also be located close to the device. The sensitive analog ground connections for the feedback

voltage divider, compensation components, slow start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown. The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.



○ VIA to Ground Plane

Figure 48. PCB Layout Example

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54319RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54319	Samples
TPS54319RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54319	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54319RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54319RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54319RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54319RTER	WQFN	RTE	16	3000	356.0	356.0	35.0
TPS54319RTER	WQFN	RTE	16	3000	346.0	346.0	33.0
TPS54319RTET	WQFN	RTE	16	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

RTE 16

WQFN - 0.8 mm max height


3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225944/A



4219119/A 03/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219119/A 03/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219119/A 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated