ADS1218

SBAS187C-SEPTEMBER 2001-REVISED SEPTEMBER 2005

## 8-Channel, 24-Bit <br> ANALOG-TO-DIGITAL CONVERTER with FLASH Memory

## FEATURES

- 24 BITS NO MISSING CODES
- 0.0015\% INL
- 22 BITS EFFECTIVE RESOLUTION (PGA = 1), 19 BITS (PGA = 128)
- 4K BYTES OF FLASH MEMORY PROGRAMMABLE FROM 2.7V TO 5.25V
- PGA FROM 1 TO 128
- SINGLE CYCLE SETTLING MODE
- PROGRAMMABLE DATA OUTPUT RATES UP TO 1kHz
- PRECISION ON-CHIP 1.25V/2.5V REFERENCE: ACCURACY: 0.2\% DRIFT: 5ppm/ ${ }^{\circ} \mathrm{C}$
- EXTERNAL DIFFERENTIAL REFERENCE OF 0.1V TO 2.5V
- ON-CHIP CALIBRATION
- PIN-COMPATIBLE WITH ADS1216
- SPITM COMPATIBLE
- 2.7V TO 5.25V
- < 1mW POWER CONSUMPTION


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTATION
- WEIGHT SCALES
- PRESSURE TRANSDUCERS


## DESCRIPTION

The ADS1218 is a precision, wide dynamic range, delta-sigma, Analog-to-Digital (A/D) converter with 24-bit resolution and Flash memory operating from 2.7 V to 5.25 V supplies. The delta-sigma, $\mathrm{A} / \mathrm{D}$ converter provides up to 24 bits of no missing code performance and effective resolution of 22 bits.

The eight input channels are multiplexed. Internal buffering can be selected to provide a very high input impedance for direct connection to transducers or low-level voltage signals. Burnout current sources are provided that allow for the detection of an open or shorted sensor. An 8-bit Digital-to-Analog (D/A) converter provides an offset correction with a range of $50 \%$ of the FSR (Full-Scale Range).

The PGA (Programmable Gain Amplifier) provides selectable gains of 1 to 128 with an effective resolution of 19 bits at a gain of 128. The A/D conversion is accomplished with a second-order delta-sigma modulator and programmable sinc filter. The reference input is differential and can be used for ratiometric conversion. The on-board current DACs (Digital-to-Analog Converters) operate independently with the maximum current set by an external resistor.

The serial interface is SPI-compatible. Eight bits of digital I/O are also provided that can be used for input or output. The ADS1218 is designed for high-resolution measurement applications in smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation.


[^0]This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| AV $\mathrm{V}_{\text {D }}$ to AGND | -0.3 V to +6 V |
| :---: | :---: |
| DV ${ }_{\text {DD }}$ to DGND | -0.3 V to +6 V |
| Input Current | 100 mA , Momentary |
| Input Current | 10 mA , Continuous |
| $\mathrm{A}_{\text {IN }}$ | $\mathrm{GND}-0.5 \mathrm{~V}$ to $\mathrm{AVDD}+0.5 \mathrm{~V}$ |
| $\mathrm{AV}_{\mathrm{DD}}$ to $\mathrm{DV}_{\mathrm{DD}}$ | -6 V to +6 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to GND | -0.3 V to $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Maximum Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-60^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ADS1218

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$

All specifications $T_{\text {MIN }}$ to $T_{M A X}, \mathrm{AV}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1$, Buffer On, $R_{\text {DAC }}=150 \mathrm{k} \Omega, \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1218 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT ( $\mathrm{A}_{\text {IN }} \mathbf{0}-\mathrm{A}_{\text {IN }} 7$, $\mathrm{A}_{\text {INCOM }}$ ) |  |  |  |  |  |
| Analog Input Range | Buffer Off | AGND - 0.1 |  | $A V_{D D}+0.1$ | V |
|  | Buffer On | AGND + 0.05 |  | $A V_{D D}-1.5$ | V |
| Full-Scale Input Voltage Range | $(\mathrm{ln}+)$ - (ln-), See Block Diagram |  |  | $\pm \mathrm{V}_{\text {REF }} / \mathrm{PGA}$ | V |
| Differential Input Impedance | Buffer Off |  | 5/PGA |  | $\mathrm{M} \Omega$ |
| Input Current | Buffer On |  | 0.5 |  | nA |
| Bandwidth |  |  |  |  |  |
| Fast Settling Filter | $-3 \mathrm{~dB}$ |  | $0.469 \times f_{\text {DATA }}$ |  | Hz |
| Sinc ${ }^{2}$ Filter | $-3 \mathrm{~dB}$ |  | $0.318 \times \mathrm{f}_{\text {DATA }}$ |  | Hz |
| Sinc ${ }^{3}$ Filter | $-3 \mathrm{~dB}$ |  | $0.262 \times f_{\text {DATA }}$ |  | Hz |
| Programmable Gain Amplifier | User-Selectable Gain Ranges | 1 |  | 128 |  |
| Input Capacitance |  |  | 9 |  | pF |
| Input Leakage Current | Modulator Off, $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  | 5 |  | pA |
| Burnout Current Sources |  |  | 2 |  | $\mu \mathrm{A}$ |
| OFFSET DAC |  |  |  |  |  |
| Offset DAC Range |  |  | $\pm \mathrm{V}_{\mathrm{REF}} /(2 \times \mathrm{PGA})$ |  | V |
| Offset DAC Monotonicity |  | 8 |  |  | Bits |
| Offset DAC Gain Error |  |  | $\pm 10$ |  | \% |
| Offset DAC Gain Error Drift |  |  | 1 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Resolution |  | 24 |  |  | Bits |
| No Missing Codes | sinc ${ }^{3}$ |  |  | 24 | Bits |
| Integral Nonlinearity | End Point Fit |  |  | $\pm 0.0015$ | \% of FS |
| Offset Error ${ }^{(1)}$ | Before Calibration |  | 7.5 |  | ppm of FS |
| Offset Drift ${ }^{(1)}$ |  |  | 0.02 |  | ppm of FS/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error | After Calibration |  | 0.005 |  | \% |
| Gain Error Drift ${ }^{(1)}$ |  |  | 0.5 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection | at DC | 100 |  |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$ |  | 130 |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz}$ |  | 120 |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz}$ |  | 120 |  | dB |
| Normal-Mode Rejection | $\mathrm{f}_{\text {SIG }}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz}$ |  | 100 |  | dB |
|  | $f_{\text {SIG }}=60 \mathrm{~Hz}, f_{\text {DATA }}=60 \mathrm{~Hz}$ |  | 100 |  | dB |
| Output Noise |  | See Typical Characteristics |  |  |  |
| Power-Supply Rejection | at $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\text {OUT }} / \Delta \mathrm{V}_{\mathrm{DD}}\right)^{(2)}$ | 80 | 95 |  | dB |
| VOLTAGE REFERENCE INPUT |  |  |  |  |  |
| Reference Input Range | REF $\operatorname{IN}+$, REF $\mathrm{IN}_{-}$ | 0 |  | $A V_{D D}$ | V |
| $V_{\text {REF }}$ | $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \mathrm{IN}+)-(\mathrm{REF}$ IN-) | 0.1 | 2.5 | 2.6 | V |
| Common-Mode Rejection | at DC |  | 120 |  | dB |
| Common-Mode Rejection | $\mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz}$ |  | 120 |  | dB |
| Bias Current ${ }^{(3)}$ | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ |  | 1.3 |  | $\mu \mathrm{A}$ |

(1) Calibration can minimize these errors.
(2) $\Delta \mathrm{V}_{\text {OUT }}$ is change in digital result.
(3) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency.

SBAS187C-SEPTEMBER 2001-REVISED SEPTEMBER 2005

## ELECTRICAL CHARACTERISTICS: AV ${ }_{D D}=5 \mathrm{~V}$ (continued)

All specifications $T_{\text {MIN }}$ to $T_{M A X}, \mathrm{AV}_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1$, Buffer On, $R_{\text {DAC }}=150 \mathrm{k} \Omega, \mathrm{V}_{\text {REF }} \equiv(R E F I N+)-(R E F I N-)=+2.5 \mathrm{~V}$, and $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1218 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ON-CHIP VOLTAGE REFERENCE <br> Output Voltage <br> Short-Circuit Current Source <br> Short-Circuit Current Sink <br> Short-Circuit Duration <br> Drift <br> Noise <br> Output Impedance <br> Startup Time | REF $\mathrm{HI}=1$ at $+25^{\circ} \mathrm{C}$ REF HI $=0$ <br> Sink or Source $\mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz}$ <br> Sourcing $100 \mu \mathrm{~A}$ | 2.495 | 2.50 1.25 8 50 Indefinite 5 10 3 50 | 2.505 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V}_{\mathrm{PP}} \\ \Omega \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| IDAC <br> Full-Scale Output Current <br> Maximum Short-Circuit Current Duration <br> Monotonicity <br> Compliance Voltage <br> Output Impedance <br> PSRR <br> Absolute Error <br> Absolute Drift <br> Mismatch Error <br> Mismatch Drift | $\begin{gathered} \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \text { Range }=1 \\ \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \text { Range }=2 \\ \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega \text {, Range }=3 \\ \mathrm{R}_{\mathrm{DAC}}=15 \mathrm{k} \Omega, \text { Range }=3 \\ \mathrm{R}_{\mathrm{DAC}}=10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{DAC}}=0 \Omega \\ \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega \\ \\ \mathrm{~V}_{\text {OUT }}=\mathrm{AV} \mathrm{~V}_{\mathrm{DD}} / 2 \\ \text { Individual IDAC } \\ \text { Individual IDAC } \end{gathered}$ <br> Between IDACs, Same Range and Code Between IDACs, Same Range and Code | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ | 0.5 <br> 1 <br> 2 <br> 20 <br> Indefinite <br> ical Chara <br> 400 <br> 5 <br> 75 <br> 0.25 <br> 15 | $\begin{gathered} 10 \\ \mathrm{AV}_{\mathrm{DD}}-1 \end{gathered}$ | mA mA mA mA Minutes Bits V $\mathrm{ppm} / \mathrm{V}$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current $\left(I_{\text {ADC }}+I_{\text {VREF }}+I_{D A C}\right)$ <br> ADC Current ( $\mathrm{I}_{\mathrm{ADC}}$ ) <br> $\mathrm{V}_{\text {REF }}$ Current ( $\mathrm{I}_{\text {VREF }}$ ) <br> $I_{D A C}$ Current (l$\left.l_{\text {DAC }}\right)$ <br> Digital Current <br> Power Dissipation | $A V_{D D}$ <br> PDWN $=0$, or SLEEP <br> PGA = 1, Buffer Off <br> PGA = 128, Buffer Off <br> PGA = 1, Buffer On <br> PGA = 128, Buffer On <br> Excludes Load Current <br> Normal Mode, DV ${ }_{\text {DD }}=5 \mathrm{~V}$ <br> SLEEP Mode, $\mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V}$ <br> Read Data Continuous Mode, $D V_{D D}=5 \mathrm{~V}$ PDWN = Low <br> PGA = 1, Buffer Off, REFEN = 0, <br> $\mathrm{I}_{\mathrm{DACS}}$ Off, DV $\mathrm{DD}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4.75 | 1 175 500 250 900 250 480 180 150 230 1 1.8 | $\begin{gathered} 5.25 \\ 275 \\ 750 \\ 350 \\ 1375 \\ 375 \\ 675 \\ 275 \\ \\ \hline 2.8 \end{gathered}$ | V <br> nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> mW |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ |  | $\begin{gathered} +85 \\ +100 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

ADS1218

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$

All specifications $T_{M I N}$ to $T_{M A X}, A V_{D D}=+3 V, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1$, Buffer On, $R_{\text {DAC }}=75 \mathrm{k} \Omega, \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF $I N-)=+1.25 \mathrm{~V}$, and $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1218 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT ( $\mathrm{A}_{\text {IN }} \mathbf{0}-\mathrm{A}_{\text {IN }} 7, \mathrm{~A}_{\text {INCOM }}$ ) |  |  |  |  |  |
| Analog Input Range | Buffer Off | AGND - 0.1 |  | $A V_{D D}+0.1$ | V |
|  | Buffer On | AGND + 0.05 |  | $\mathrm{AV}_{\mathrm{DD}}-1.5$ | V |
| Full-Scale Input Voltage Range | $(\mathrm{ln}+)$ - (ln-), See Block Diagram |  |  | $\pm \mathrm{V}_{\text {REF }} / \mathrm{PGA}$ | V |
| Input Impedance | Buffer Off |  | 5/PGA |  | $\mathrm{M} \Omega$ |
| Input Current | Buffer On |  | 0.5 |  | nA |
| Bandwidth |  |  |  |  |  |
| Fast Settling Filter | $-3 \mathrm{~dB}$ |  | $0.469 \times f_{\text {DATA }}$ |  | Hz |
| Sinc ${ }^{2}$ Filter | $-3 \mathrm{~dB}$ |  | $0.318 \times \mathrm{f}_{\text {DATA }}$ |  | Hz |
| Sinc $^{3}$ Filter | $-3 \mathrm{~dB}$ |  | $0.262 \times f_{\text {DATA }}$ |  | Hz |
| Programmable Gain Amplifier | User-Selectable Gain Ranges | 1 |  | 128 |  |
| Input Capacitance |  |  | 9 |  | pF |
| Input Leakage Current | Modulator Off, $\mathrm{T}=+25^{\circ} \mathrm{C}$ |  | 5 |  | pA |
| Burnout Current Sources |  |  | 2 |  | $\mu \mathrm{A}$ |
| OFFSET DAC |  |  |  |  |  |
| Offset DAC Range |  |  | $\pm \mathrm{V}_{\mathrm{REF}} /(2 \times \mathrm{PGA})$ |  | V |
| Offset DAC Monotonicity |  | 8 |  |  | Bits |
| Offset DAC Gain Error |  |  | $\pm 10$ |  | \% |
| Offset DAC Gain Error Drift |  |  | 2 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Resolution |  | 24 |  |  | Bits |
| No Missing Codes |  |  |  | 24 | Bits |
| Integral Nonlinearity | End Point Fit |  |  | $\pm 0.0015$ | \% of FS |
| Offset Error ${ }^{(1)}$ | Before Calibration |  | 15 |  | ppm of FS |
| Offset Driff ${ }^{(1)}$ |  |  | 0.04 |  | ppm of FS/ $/{ }^{\circ} \mathrm{C}$ |
| Gain Error | After Calibration |  | 0.010 |  | \% |
| Gain Error Drift ${ }^{(1)}$ |  |  | 1.0 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection | at DC | 100 |  |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$ |  | 130 |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz}$ |  | 120 |  | dB |
|  | $\mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz}$ |  | 120 |  | dB |
| Normal-Mode Rejection | $\mathrm{f}_{\text {SIG }}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz}$ |  | 100 |  | dB |
|  | $\mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz}$ |  | 100 |  | dB |
| Output Noise |  |  | Typical Characteri |  |  |
| Power-Supply Rejection | at $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \Delta \mathrm{V}_{\mathrm{DD}}\right)^{(2)}$ | 75 | 90 |  | dB |
| VOLTAGE REFERENCE INPUT |  |  |  |  |  |
| Reference Input Range | REF IN+, REF IN- | 0 |  | $\mathrm{AV}_{\mathrm{DD}}$ | V |
| $V_{\text {REF }}$ | $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF}$ IN + ) - (REF IN-) | 0.1 |  | 1.25 | V |
| Common-Mode Rejection | at DC |  | 120 |  | dB |
| Common-Mode Rejection | $\mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz}$ |  | 120 |  | dB |
| Bias Current ${ }^{(3)}$ | $V_{\text {REF }}=1.25 \mathrm{~V}$ |  | 0.65 |  | $\mu \mathrm{A}$ |

(1) Calibration can minimize these errors.
(2) $\Delta \mathrm{V}_{\text {OUT }}$ is change in digital result.
(3) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency.

SBAS187C-SEPTEMBER 2001-REVISED SEPTEMBER 2005

## ELECTRICAL CHARACTERISTICS: AV ${ }_{D D}=3 V$ (continued)

All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AV}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{DV} \mathrm{DD}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1$, Buffer On, $R_{D A C}=75 \mathrm{k} \Omega, \mathrm{V}_{\text {REF }} \equiv($ REF $\operatorname{IN}+)-($ REF $I N-)=+1.25 \mathrm{~V}$, and $\mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1218 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ON-CHIP VOLTAGE REFERENCE <br> Output Voltage <br> Short-Circuit Current Source <br> Short-Circuit Current Sink <br> Short-Circuit Duration <br> Drift <br> Noise <br> Output Impedance <br> Startup Time | REF $\mathrm{HI}=0$ at $+25^{\circ} \mathrm{C}$ <br> Sink or Source <br> $B W=0.1 \mathrm{~Hz}$ to 100 Hz <br> Sourcing $100 \mu \mathrm{~A}$ | 1.245 | 1.25 3 50 Indefinite 5 10 3 50 | 1.255 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V}_{\mathrm{PP}} \\ \Omega \\ \mu \mathrm{~s} \\ \hline \end{gathered}$ |
| IDAC <br> Full-Scale Output Current <br> Maximum Short-Circuit Current Duration <br> Monotonicity <br> Compliance Voltage <br> Output Impedance <br> PSRR <br> Absolute Error <br> Absolute Drift <br> Mismatch Error <br> Mismatch Drift | $\begin{gathered} \mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega, \text { Range }=1 \\ \mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega \text {, Range }=2 \\ \mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega \text {, Range }=3 \\ \mathrm{R}_{\mathrm{DAC}}=15 \mathrm{k} \Omega \text {, Range }=3 \\ \mathrm{R}_{\mathrm{DAC}}=10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{DAC}}=0 \Omega \\ \mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega \\ \\ \mathrm{~V}_{\text {OUT }}=\mathrm{AV} \mathrm{~V}_{\mathrm{DD}} / 2 \\ \text { Individual IDAC } \\ \text { Individual IDAC } \end{gathered}$ <br> Between IDACs, Same Range and Code Between IDACs, Same Range and Code | $8$ | 0.5 <br> 1 <br> 2 <br> 20 <br> Indefinite <br>  <br>  <br>  <br> 600 <br> 5 <br> 75 <br> 0.25 <br> 15 | $10$ $A V_{D D}-1$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \\ \text { Minutes } \\ \text { Bits } \\ \mathrm{V} \\ \\ \mathrm{ppm} / \mathrm{V} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current ( $\left.I_{\text {ADC }}+I_{\text {VREF }}+I_{\mathrm{DAC}}\right)$ <br> ADC Current ( $\mathrm{I}_{\mathrm{ADC}}$ ) <br> $V_{\text {REF }}$ Current (IVREF) <br> $I_{D A C}$ Current ( $I_{D A C}$ ) <br> Digital Current <br> Power Dissipation | $A V_{D D}$ <br> $\overline{\text { PDWN }}=0$, or SLEEP <br> PGA = 1, Buffer Off <br> PGA = 128, Buffer Off <br> PGA = 1, Buffer On <br> PGA $=128$, Buffer On <br> Excludes Load Current <br> Normal Mode, DV ${ }_{\text {DD }}=3 \mathrm{~V}$ <br> SLEEP Mode, $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ <br> Read Data Continuous Mode, $D V_{D D}=3 V$ $\overline{\mathrm{PDWN}}=0$ <br> PGA = 1, Buffer Off, REFEN = 0, <br> $\mathrm{l}_{\mathrm{DACS}}$ Off, $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.7 | 1 160 450 230 850 250 480 90 75 113 1 0.8 | 3.3 <br> 250 <br> 700 <br> 325 <br> 1325 <br> 375 <br> 675 <br> 200 <br> 1.4 | V <br> nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> mW |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ |  | $\begin{gathered} +85 \\ +100 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

DIGITAL CHARACTERISTICS: $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}, \mathrm{DV}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.25 V

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input/Output |  |  |  |  |  |
| Logic Family |  |  | CMOS |  |  |
| Logic Level |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | $0.8 \times \mathrm{DV}_{\mathrm{DD}}$ |  | $D V_{D D}$ | V |
| $\mathrm{V}_{\text {IL }}$ |  | DGND |  | $0.2 \times$ DV ${ }_{\text {D }}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}$ | DV ${ }_{\text {DD }}-0.4$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | DGND |  | DGND + 0.4 | V |
| Input Leakage |  |  |  |  |  |
| IIH | $V_{1}=D V_{D D}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | $V_{1}=0$ | -10 |  |  | $\mu \mathrm{A}$ |
| Master Clock Rate: $\mathrm{fosc}^{(1)}$ |  | 1 |  | 5 | MHz |
| Master Clock Period: $\mathrm{tosc}^{(1)}$ | 1/fosc | 200 |  | 1000 | ns |

(1) For the Write RAM to Flash operation (WR2F), the SPEED bit in the SETUP register must be set appropriately and the device operating frequency must be: $2.3 \mathrm{MHz}<\mathrm{f}_{\mathrm{OSc}}<4.13 \mathrm{MHz}$.

FLASH CHARACTERISTICS: $T_{\text {MIN }}$ to $T_{\text {MAX }}$, $D V_{D D}=2.7 \mathrm{~V}$ to 5.25 V , unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current |  |  |  |  |  |
| Page Write | $D V_{D D}=5 \mathrm{~V}$, During WR2F Command |  | 17 |  | mA |
|  | $D V_{D D}=3 \mathrm{~V}$, During WR2F Command |  | 9 |  | mA |
| Page Read | $D V_{D D}=5 \mathrm{~V}$, During RF2R Command |  | 8 |  | mA |
|  | $D V_{D D}=3 \mathrm{~V}$, During RF2R Command |  | 2 |  | mA |
| Endurance |  |  | 100,000 |  | Write Cycles |
| Data Retention | at $+25^{\circ} \mathrm{C}$ | 100 |  |  | Years |
| DV ${ }_{\text {DD }}$ for Erase/Write |  | 2.7 |  | 5.25 | V |

PIN CONFIGURATION


PIN DESCRIPTIONS

| PIN NUMBER | NAME | DESCRIPTION | PIN NUMBER | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{AV}_{\mathrm{DD}}$ | Analog Power Supply | 24 | RESET | Active Low, resets the entire chip. |
| 2 | AGND | Analog Ground | 25 | $\mathrm{X}_{\text {IN }}$ | Clock Input |
| 3 | $\mathrm{A}_{\text {IN }} 0$ | Analog Input 0 | 26 | $\mathrm{X}_{\text {OUT }}$ | Clock Output, used with crystal or resonator. |
| 4 | $\mathrm{A}_{\mathrm{IN} 1} 1$ | Analog Input 1 |  |  | Active Low. Power Down. The power-down |
| 5 | $\mathrm{A}_{\mathrm{IN} 2}$ | Analog Input 2 | 27 | $\overline{\text { PDWN }}$ | function shuts down the analog and digital circuits. |
| 6 | $\mathrm{A}_{\text {IN }} 3$ | Analog Input 3 | 28 | POL | Serial Clock Polarity |
| 7 | $\mathrm{A}_{\text {IN }} 4$ | Analog Input 4 | 29 | $\overline{\text { DSYNC }}$ | Active Low, Synchronization Control |
| 8 | $\mathrm{A}_{\text {IN }} 5$ | Analog Input 5 | 30 | DGND | Digital Ground |
| 9 | $\mathrm{A}_{\text {IN }} 6$ | Analog Input 6 | 31 | DV ${ }_{\text {DD }}$ | Digital Power Supply |
| 10 | $\mathrm{A}_{\text {IN }} 7$ | Analog Input 7 | 32 | $\overline{\text { DRDY }}$ | Active Low, Data Ready |
| 11 | $\mathrm{A}_{\text {InCOM }}$ | Analog Input Common | 33 | CS | Active Low, Chip Select |
| 12 | AGND | Analog Ground | 34 | SCLK | Serial Clock, Schmitt Trigger |
| 13 | $\mathrm{AV}_{\mathrm{DD}}$ | Analog Power Supply | 35 | $\mathrm{D}_{\text {IN }}$ | Serial Data Input, Schmitt Trigger |
| 14 | $\mathrm{V}_{\text {RCAP }}$ | $\mathrm{V}_{\text {REF }}$ Bypass CAP | 36 | Dout | Serial Data Output |
| 15 | IDAC1 | Current DAC1 Output | 37-44 | D0-D7 | Digital I/O 0-7 |
| 16 | IDAC2 | Current DAC2 Output | 45 | AGND | Analog Ground |
| 17 | $\mathrm{R}_{\text {DAC }}$ | Current DAC Resistor | 46 | $V_{\text {REFOUT }}$ | Voltage Reference Output |
| 18 | WREN | Active High, Flash Write Enable | 47 | $\mathrm{V}_{\text {REF+ }}$ | Positive Differential Reference Input |
| 19-22 | DGND | Digital Ground | 48 | $\mathrm{V}_{\text {REF- }}$ | Negative Differential Reference Input |
| 23 | BUFEN | Buffer Enable |  |  |  |

ADS1218
www.ti.com

## TIMING SPECIFICATIONS



TIMING SPECIFICATION TABLE

| SPEC | DESCRIPTION | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | SCLK Period | 4 |  | tosc Periods |
|  |  |  | 3 | $\overline{\text { DRDY Periods }}$ |
| $\mathrm{t}_{2}$ | SCLK Pulse Width, High and Low | 200 |  | ns |
| $\mathrm{t}_{3}$ |  | 0 |  | ns |
| $\mathrm{t}_{4}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCLK Edge; Setup Time | 50 |  | ns |
| $\mathrm{t}_{5}$ | Valid $\mathrm{D}_{\text {IN }}$ to SCLK Edge; Hold Time | 50 |  | ns |
| $\mathrm{t}_{6}$ | Delay between last SCLK edge for $\mathrm{D}_{\text {IN }}$ and first SCLK edge for $\mathrm{D}_{\text {Out }}$ : |  |  |  |
|  | RDATA, RDATAC, RREG, WREG, RRAM | 50 |  | tosc Periods |
|  | CSREG, CSRAMX, CSRAM | 200 |  | tosc Periods |
|  | CSARAM, CSARAMX | 1100 |  | tosc Periods |
| $\mathrm{t}_{7}{ }^{(1)}$ | SCLK Edge to Valid New Dout |  | 50 | ns |
| $\mathrm{t}_{8}{ }^{(1)}$ | SCLK Edge to Dout, Hold Time | 0 |  | ns |
| $\mathrm{t}_{9}$ | Last SCLK Edge to Dout Tri-State  <br> NOTE: Dout goes tri-state immediately when CS goes High.  <br> CS Low time after final SCLK edge 6 <br> Final SCLK edge of one op code until first edge SCLK of next command:  <br> RREG, WREG, RRAM, WRAM, CSRAMX, CSARAMX, CSRAM, CSARAM,  <br> CSREG, SLEEP, RDATA, RDATAC, STOPC 0 <br> DSYNC  <br> CSFL 4 <br> CREG, CRAM  <br> RF2R  <br> CREGA 33,000 <br> WR2F 220 <br>  1090 <br> SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL  <br> SELFCAL  |  | 10 | tosc Periods |
| $\mathrm{t}_{10}$ |  |  |  | ns |
| $\mathrm{t}_{11}$ |  |  |  |  |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  |  | tosc Periods |
|  |  |  | 4 | tosc Periods |
|  |  |  |  | DRDP Periods |
|  |  |  |  | $\overline{\text { DRDY Periods }}$ |
|  |  |  |  | tosc Periods |

(1) Load $=20 \mathrm{pF}| | 10 \mathrm{k} \Omega$ to DGND.


TIMING SPECIFICATION TABLE

| SPEC | DESCRIPTION | MIN | MAX | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $t_{12}$ | SCLK Reset, First High Pulse | 300 | 500 |  |
| $t_{13}$ | SCLK Reset, Low Pulse | 5 | $t_{\text {osc }}$ Periods |  |
| $t_{14}$ | SCLK Reset, Second High Pulse | 550 | $t_{\text {osc }}$ Periods |  |
| $t_{15}$ | SCLK Reset, Third High Pulse | 1050 | 750 |  |
| $t_{16}$ | Pulse Width | 4 | 1250 | $t_{\text {tosc }}$ Periods |
| $t_{17}$ | Data Not Valid During this Update Period | 4 | $t_{\text {tosc }}$ Periods |  |
| $t_{\text {osc }}$ Periods |  |  |  |  |

ADS1218
INSTRUMENTS
www.ti.com

## TYPICAL CHARACTERISTICS

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $f_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.


Figure 1.
EFFECTIVE NUMBER OF BITS vs DECIMATION RATIO


Figure 3.


Figure 2.
EFFECTIVE NUMBER OF BITS vs DECIMATION RATIO


Figure 4.

## TYPICAL CHARACTERISTICS (continued)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $f_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.


Figure 5.


Figure 7.


Figure 9.

FAST SETTLING FILTER
EFFECTIVE NUMBER OF BITS vs DECIMATION RATIO


Figure 6.


Figure 8.


Figure 10.

ADS1218
INSTRUMENTS
www.ti.com

## TYPICAL CHARACTERISTICS (continued)

$A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $f_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.


Figure 11.


Figure 13.


Figure 15.

INTEGRAL NONLINEARITY vs INPUT SIGNAL


Figure 12.
ADC CURRENT vs PGA


Figure 14.


Figure 16.

## TYPICAL CHARACTERISTICS (continued)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $f_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.


Figure 17.


Figure 19.


Figure 21.


Figure 18.
IDAC $R_{\text {Out }}$ vs $V_{\text {out }}$


Figure 20.
IDAC MATCHING vs TEMPERATURE


Figure 22.

## TYPICAL CHARACTERISTICS (continued)

$A V_{D D}=+5 \mathrm{~V}, D \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\operatorname{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, and $f_{\text {DATA }}=10 \mathrm{~Hz}$, unless otherwise specified.

IDAC DIFFERENTIAL NONLINEARITY
RANGE $=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$


Figure 23.


Figure 24.

## OVERVIEW

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 25. For example, if channel 1 is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. With this method, it is possible to have up to eight fully differential input channels.

In addition, current sources are supplied that will source or sink current to detect open or short circuits on the input pins.


Figure 25. Input Multiplexer Configuration

## TEMPERATURE SENSOR

An on-chip diode provides temperature sensing capability. When the configuration register for the input MUX is set to all 1s, the diode is connected to the input of the A/D converter. All other channels are
open. The anode of the diode is connected to the positive input of the $A / D$ converter, and the cathode of the diode is connected to negative input of the A/D converter. The output of IDAC1 is connected to the anode to bias the diode and the cathode of the diode is also connected to ground to complete the circuit.
In this mode, the output of IDAC1 is also connected to the output pin, so some current may flow into an external load from IDAC1, rather than the diode. See Application Report Measuring Temperature with the ADS1256, ADS1217, or ADS1218 (SBAA073) for more information.

## BURNOUT CURRENT SOURCES

When the Burnout bit is set in the ACR configuration register, two current sources are enabled. The current source on the positive input channel sources approximately $2 \mu \mathrm{~A}$ of current. The current source on the negative input channel sinks approximately $2 \mu \mathrm{~A}$. This allows for the detection of an open circuit (full-scale reading) or short circuit ( OV differential reading) on the selected input differential pair.

## INPUT BUFFER

The input impedance of the ADS1218 without the buffer is $5 \mathrm{M} \Omega / \mathrm{PGA}$. With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. The buffer is controlled by ANDing the state of the BUFEN pin with the state of the BUFFER bit in the ACR register. See Application Report Input Currents for High-Resolution ADCs (SBAA090) for more information.

## IDAC1 AND IDAC2

The ADS1218 has two 8-bit current output DACs that can be controlled independently. The output current is set with $\mathrm{R}_{\mathrm{DAC}}$, the range select bits in the ACR register, and the 8 -bit digital value in the IDAC register.

The output current $=\mathrm{V}_{\text {REF }} /\left(8 \mathrm{R}_{\text {DAC }}\right)\left(2^{\text {RANGE- }}\right)$ (DAC CODE). With $V_{\text {REFOUT }}=2.5 \mathrm{~V}$ and $R_{D A C}=150 \mathrm{k} \Omega$ to AGND the full-scale output can be selected to be $0.5 \mathrm{~mA}, 1 \mathrm{~mA}$, or 2 mA . The compliance voltage range is 0 V to within 1 V of AV . When the internal voltage reference of the ADS1218 is used, it is the reference for the IDAC. An external reference may be used for the IDACs by disabling the internal reference and tying the external reference input to the $\mathrm{V}_{\text {REFOUt }}$ pin.

ADS1218
www.ti.com

## PGA

The Programmable Gain Amplifier (PGA) can be set to gains of $1,2,4,8,16,32,64$, or 128 . Using the PGA can improve the effective resolution of the A/D converter. For instance, with a PGA of 1 on a 5 V full-scale range, the A/D converter can resolve to $1 \mu \mathrm{~V}$. With a PGA of 128 , on a 40 mV full-scale range, the $A / D$ converter can resolve to 75 nV .

## PGA OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA by using the ODAC register. The ODAC (Offset DAC) register is an 8-bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Using the ODAC register does not reduce the performance of the A/D converter. See Application Report The Offset DAC (SBAA077) for more information.

## MODULATOR

The modulator is a single-loop second-order system. The modulator runs at a clock speed ( $f_{\text {MOD }}$ ) that is derived from the external clock (fosc). The frequency division is determined by the SPEED bit in the SETUP register.

| SPEED BIT | $\mathbf{f}_{\text {MOD }}$ |
| :---: | :---: |
| 0 | $\mathrm{f}_{\mathrm{OSC}} / 128$ |
| 1 | $\mathrm{f}_{\mathrm{OSC}} / 256$ |

## VOLTAGE REFERENCE INPUT

The ADS1218 uses a differential voltage reference input. The input signal is measured against the differential voltage $\mathrm{V}_{\text {REF }} \equiv\left(\mathrm{V}_{\text {REF }}\right)-\left(\mathrm{V}_{\text {REF- }}\right)$. For $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}$ is typically 2.5 V . For $\mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{REF}}$ is typically 1.25 V . Due to the sampling nature of the modulator, the reference input current increases with higher modulator clock frequency ( $\mathrm{f}_{\text {MOD }}$ ) and higher PGA settings.

## ON-CHIP VOLTAGE REFERENCE

A selectable voltage reference ( 1.25 V or 2.5 V ) is available for supplying the voltage reference input. To use, connect $V_{\text {REF- }}$ to AGND and $\mathrm{V}_{\text {REF+ }}$ to $\mathrm{V}_{\text {Refout }}$. The enabling and voltage selection are controlled through bits REF EN and REF HI in the setup register. The 2.5 V reference requires $A V_{D D}=5 \mathrm{~V}$. When using the on-chip voltage reference, the $V_{\text {REFOUT }}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to AGND.

## $\mathrm{V}_{\text {RGAP }}$ PIN

This pin provides a bypass cap for noise filtering on internal $\mathrm{V}_{\text {REF }}$ circuitry only. As this is a sensitive pin, place the capacitor as close as possible and avoid any resistive loading. The recommended capacitor is a 1000 pF ceramic cap. If an external $\mathrm{V}_{\text {REF }}$ is used, this pin can be left unconnected.

## CLOCK GENERATOR

The clock source for the ADS1218 can be provided from a crystal, oscillator, or external clock. When the clock source is a crystal, external capacitors must be provided to ensure startup and a stable clock frequency; see Figure 26 and table 1.


Figure 26. Crystal Connection

Table 1. Typical Clock Sources

| CLOCK <br> SOURCE | FREQUENCY | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{2}}$ | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| Crystal | 2.4576 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD $2.45-32$ |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSL 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | CTS, MP 042 4M9182 |

## CALIBRATION

The offset and gain errors in the ADS1218, or the complete system, can be reduced with calibration. Internal calibration of the ADS1218 is called self calibration. This is handled with three commands. One command does both offset and gain calibration. There is also a gain calibration command and an offset calibration command. Each calibration process takes seven $\mathrm{t}_{\text {DATA }}$ periods to complete. It takes 14 $t_{\text {DATA }}$ periods to complete both an offset and gain calibration. Self-gain calibration is optimized for PGA gains less than 8 . When using higher gains, system gain calibration is recommended.
For system calibration, the appropriate signal must be applied to the inputs. The system offset command requires a zero differential input signal. It then computes an offset that will nullify offset in the system. The system gain command requires a positive full-scale differential input signal. It then computes a value to nullify gain errors in the system. Each of these calibrations will take seven $\mathrm{t}_{\text {DATA }}$ periods to complete.

Calibration must be performed after power on, a change in decimation ratio, or a change of the PGA. For operation with a reference voltage greater than $\left(A V_{D D}-1.5 \mathrm{~V}\right)$, the buffer must also be turned off during calibration.

At the completion of calibration, the $\overline{\text { DRDY }}$ signal goes low, which indicates the calibration is finished and valid data is available. See Application Report Calibration Routine and Register Value Generation for the ADS121x Series (SBAA099) for more information.

## DIGITAL FILTER

The Digital Filter can use either the fast settling, sinc $^{2}$, or sinc $^{3}$ filter, as shown in Figure 27. In addition, the Auto mode changes the sinc filter after the input channel or PGA is changed. When switching to a new channel, it will use the fast settling filter for the next two conversions, the first of which should be discarded. It will then use the $\operatorname{sinc}^{2}$ followed by the $\operatorname{sinc}^{3}$ filter. This combines the low-noise advantage of the sinc ${ }^{3}$ filter with the quick response of the fast settling time filter. See Figure 28 for the frequency response of each filter.
When using the fast setting filter, select a decimation value set by the DEC0 and M/DEC1 registers that is evenly divisible by four for the best gain accuracy. For example, choose 260 rather than 261.


Figure 27. Filter Step Responses

ADS1218
www.ti.com


Figure 28. Filter Frequency Responses

## DIGITAL I/O INTERFACE

The ADS1218 has eight pins dedicated for digital I/O. The default power-up condition for the digital I/O pins are as inputs. All of the digital I/O pins are individually configurable as inputs or outputs. They are configured through the DIR control register. The DIR register defines whether the pin is an input or output, and the DIO register defines the state of the digital output. When the digital I/O are configured as inputs, DIO is used to read the state of the pin. If the digital I/O are not used, either 1) configure as outputs; or 2) leave as inputs and tie to ground; this prevents excess power dissipation.

## SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface (SPI) allows a controller to communicate synchronously with the ADS1218. The ADS1218 operates in slave-only mode.

## Chip Select ( $\overline{\mathbf{C S}}$ )

The chip select ( $\overline{\mathrm{CS}}$ ) input of the ADS1218 must be externally asserted before a master device can exchange data with the ADS1218. CS must be low for the duration of the transaction. $\overline{C S}$ can be tied low.

## REGISTER BANK

The operation of the device is set up through individual registers. The set of the 16 registers required to configure the device is referred to as a Register Bank, as shown in Figure 29.


Figure 29. Memory Organization

## RAM

Reads and Writes to Registers and RAM occur on a byte basis. However, copies between registers and RAM occurs on a bank basis. The RAM is independent of the Registers; for example, the RAM can be used as general-purpose RAM.

The ADS1218 supports any combination of eight analog inputs. With this flexibility, the device could easily support eight unique configurations-one per input channel. In order to facilitate this type of usage, eight separate register banks are available. Therefore, each configuration could be written once and recalled as needed without having to serially retransmit all the configuration data. Checksum commands are also included, which can be used to verify the integrity of RAM.
www.ti.com

The RAM provides eight banks, with a bank consisting of 16 bytes. The total size of the RAM is 128 bytes. Copies between the registers and RAM are performed on a bank basis. Also, the RAM can be directly read or written through the serial interface on power-up. The banks allow separate storage of settings for each input.
The RAM address space is linear; therefore, accessing RAM is done using an auto-incrementing pointer. Access to RAM in the entire memory map can be done consecutively without having to address each bank individually. For example, if you were currently accessing bank 0 at offset 0xF (the last location of bank 0), the next access would be bank 1 and offset $0 \times 0$. Any access after bank 7 and offset $0 \times F$ will wrap around to bank 0 and Offset $0 \times 0$.
Although the Register Bank memory is linear, the concept of addressing the device can also be thought of in terms of bank and offset addressing. Looking at linear and bank addressing syntax, we have the following comparison: in the linear memory map, the address $0 \times 14$ is equivalent to bank 1 and offset $0 \times 4$. Simply stated, the most significant four bits represent the bank, and the least significant four bits represent the offset. The offset is equivalent to the register address for that bank of memory.

## FLASH

Reads and Writes to Flash occur on a Page basis. Therefore, the entire contents of RAM is used for both Read and Write operations. The Flash is independent of the Registers; for example, the Flash can be used as general-purpose Flash.
Upon power-up or reset, the contents of Flash Page 0 are loaded into RAM. Subsequently, the contents of RAM Bank 0 are loaded into the configuration register. Therefore, the user can customize the power-up configuration for the device. Care should be taken to ensure that data for Flash Page 0 is written correctly, in order to prevent unexpected operation upon power-up.

The ADS1218 supports any combination of eight analog inputs and the Flash memory supports up to 32 unique Page configurations. With this flexibility, the device could support 32 unique configurations for each of the eight analog input channels. For instance, the on-chip temperature sensor could be used to monitor temperature, then different calibration coefficients could be recalled for each of the eight analog input channels based on the change in temperature. This would enable the user to recall calibration coefficients for every $4^{\circ} \mathrm{C}$ change in temperature over the industrial temperature range, which could be used to correct for drift errors. Checksum commands are also included, which can be used to verify the integrity of Flash.
The following two commands can be used to manipulate the Flash. First, the contents of Flash can be written to with the WR2F (write RAM to Flash) command. This command first erases the designated Flash page and then writes the entire content of RAM (all banks) into the designated Flash page. Second, the contents of Flash can be read with the RF2R (read Flash to RAM) command. This command reads the designated Flash page into the entire contents of RAM (all banks). In order to ensure maximum endurance and data retention, the SPEED bit in the SETUP register must be set for the appropriate fosc frequency.
Writing to or erasing Flash can be disabled either through the WREN pin or the WREN register bit. If the WREN pin is low OR the WREN bit is cleared, then the WR2F command has no effect. This protects the integrity of the Flash data from being inadvertently corrupted.

Accessing the Flash data either through read, write, or erase may affect the accuracy of the conversion result. Therefore, the conversion result should be discarded when accesses to Flash are done.

## REGISTER MAP

Table 2. Registers

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $00_{H}$ | SETUP | ID | ID | ID | SPEED | REF EN | REF HI | BUF EN | BIT ORDER |
| $01_{\mathrm{H}}$ | MUX | PSEL3 | PSEL2 | PSEL1 | PSEL0 | NSEL3 | NSEL2 | NSEL1 | NSELO |
| 02H | ACR | BOCS | IDAC2R1 | IDAC2R0 | IDAC1R1 | IDAC1R0 | PGA2 | PGA1 | PGA0 |
| $03_{H}$ | IDAC1 | IDAC1_7 | IDAC1_6 | IDAC1_5 | IDAC1_4 | IDAC1_3 | IDAC1_2 | IDAC1_1 | IDAC1_0 |
| $04_{H}$ | IDAC2 | IDAC2_7 | IDAC2_6 | IDAC2_5 | IDAC2_4 | IDAC2_3 | IDAC2_2 | IDAC2_1 | IDAC2_0 |
| 05 ${ }_{\text {H }}$ | ODAC | SIGN | OSET_6 | OSET_5 | OSET_4 | OSET_3 | OSET_2 | OSET_1 | OSET_0 |
| $0^{6}{ }_{H}$ | DIO | DIO_7 | DIO_6 | DIO_5 | DIO_4 | DIO_3 | DIO_2 | DIO_1 | DIO_0 |
| 07 ${ }_{\text {H }}$ | DIR | DIR_7 | DIR_6 | DIR_5 | DIR_4 | DIR_3 | DIR_2 | DIR_1 | DIR_0 |
| $08{ }_{H}$ | DECO | DEC07 | DEC06 | DEC05 | DEC04 | DEC03 | DEC02 | DEC01 | DEC00 |
| $09_{\text {H }}$ | M/DEC1 | DRDY | U/B | SMODE1 | SMODE0 | WREN | DEC10 | DEC9 | DEC8 |
| $0 A_{H}$ | OCRO | OCR07 | OCR06 | OCR05 | OCR04 | OCR03 | OCR02 | OCR01 | OCR00 |
| $\mathrm{OB}_{\mathrm{H}}$ | OCR1 | OCR15 | OCR14 | OCR13 | OCR12 | OCR11 | OCR10 | OCR09 | OCR08 |
| $\mathrm{OCH}_{\mathrm{H}}$ | OCR2 | OCR23 | OCR22 | OCR21 | OCR20 | OCR19 | OCR18 | OCR17 | OCR16 |
| $\mathrm{OD}_{\mathrm{H}}$ | FSR0 | FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 |
| $0 \mathrm{E}_{\mathrm{H}}$ | FSR1 | FSR15 | FSR14 | FSR13 | FSR12 | FSR11 | FSR10 | FSR09 | FSR08 |
| $0 \mathrm{~F}_{\mathrm{H}}$ | FSR2 | FSR23 | FSR22 | FSR21 | FSR20 | FSR19 | FSR18 | FSR17 | FSR16 |

## DETAILED REGISTER DEFINITIONS

## SETUP (Address $00_{H}$ ) Setup Register

Reset value is set by Flash memory page 0. Factory programmed to iii01110.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID | ID | ID | SPEED | REF EN | REF HI | BUF EN | BIT ORDER |

bits 7-5 Factory Programmed Bits
bit 4 SPEED: Modulator Clock Speed
$0: \mathrm{f}_{\text {MOD }}=\mathrm{f}_{\mathrm{OSC}} / 128$
$1: \mathrm{f}_{\text {MOD }}=\mathrm{f}_{\text {OSC }} / 256$
NOTE: When writing to Flash memory using the WR2F command, SPEED must be set as follows:
$2.30 \mathrm{MHz}<\mathrm{f}_{\text {OSc }}<3.12 \mathrm{MHz} \rightarrow$ SPEED $=0$
$3.13 \mathrm{MHz}<\mathrm{f}_{\text {OSc }}<4.12 \mathrm{MHz} \rightarrow$ SPEED $=1$
bit 3 REF EN: Internal Voltage Reference Enable
$0=$ Internal Voltage Reference Disabled
1 = Internal Voltage Reference Enabled
bit 2 REF HI: Internal Reference Voltage Select
$0=$ Internal Reference Voltage $=1.25 \mathrm{~V}$
$1=$ Internal Reference Voltage $=2.5 \mathrm{~V}$
bit 1 BUF EN: Buffer Enable
0 = Buffer Disabled
1 = Buffer Enabled
bit 0 BIT ORDER: Set Order Bits are Transmitted
$0=$ Most Significant Bit Transmitted First
1 = Least Significant Bit Transmitted First Data is always shifted into the part most significant bit first. Data is always shifted out of the part most significant byte first. This configuration bit only controls the bit order within the byte of data that is shifted out.

ADS1218
www.ti.com

## MUX (Address 01 ${ }_{\mathrm{H}}$ ) Multiplexer Control Register

Reset value is set by Flash memory page 0 . Factory programmed to $01_{\mathrm{H}}$.

bits 7-4 PSEL3: PSEL2: PSEL1: PSELO: Positive Channel Select

| $0000=A_{\text {IN }} 0$ | $0100=A_{I N} 4$ |
| :--- | :--- |
| $0001=A_{I N}$ | $0101=A_{I N 5}$ |
| $0010=A_{I N}$ | $010=A_{I N} 6$ |
| $0011=A_{I N} 3$ | $0111=A_{I N} 7$ |

$1 \mathrm{xxx}=\mathrm{A}_{\text {Incom }}$ (except when all bits are 1s)
1111 = Temperature Sensor Diode
bits 3-0 NSEL3: NSEL2: NSEL1: NSELO: Negative Channel Select

| $0000=A_{\text {IN }} 0$ | $0100=A_{\text {IN }} 4$ |
| :--- | :--- |
| $0001=A_{\text {IN }} 1$ | $0101=A_{\text {IN }} 5$ |
| $0010=A_{\text {IN }} 2$ | $0110=A_{\text {IN }} 6$ |
| $0011=A_{\text {IN }} 3$ | $0111=A_{\text {IN }} 7$ |
| $1 x x=A_{\text {INCOM }}$ (except when all bits are 1s) |  |
| $1111=$ Temperature Sensor Diode |  |

ACR (Address 02 ${ }_{H}$ ) Analog Control Register
Reset value is set by Flash memory page 0 . Factory programmed to $00_{H}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOCS | IDAC2R1 | IDAC2R0 | IDAC1R1 | IDAC1R0 | PGA2 | PGA1 | PGA0 |

bit $7 \quad$ BOCS: Burnout Current Source
0 = Disabled
1 = Enabled
IDAC Current $=\left(\frac{V_{\text {REF }}}{8 R_{\text {DAC }}}\right)\left(2^{\text {RANGE-1 }}\right)($ DAC Code $)$
bits 6-5 IDAC2R1: IDAC2R0: Full-Scale Range Select for IDAC2
00 = Off
01 = Range 1
10 = Range 2
11 = Range 3
bits 4-3 IDAC1R1: IDAC1R0: Full-Scale Range Select for IDAC1
$00=$ Off
01 = Range 1
10 = Range 2
11 = Range 3
bits 2-0 PGA2: PGA1: PGA0: Programmable Gain Amplifier Gain Selection

| $000=1$ | $100=16$ |
| :--- | :--- |
| $001=2$ | $101=32$ |
| $010=4$ | $110=64$ |
| $011=8$ | $111=128$ |

SBAS187C-SEPTEMBER 2001-REVISED SEPTEMBER 2005
IDAC1 (Address $03_{\mathrm{H}}$ ) Current DAC 1
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDAC1_7 | IDAC1_6 | IDAC1_5 | IDAC1_4 | IDAC1_3 | IDAC1_2 | IDAC1_1 | IDAC1_0 |

The DAC code bits set the output of DAC1 from 0 to full-scale. The value of the full-scale current is set by this Byte, $\mathrm{V}_{\text {REF }}, \mathrm{R}_{\mathrm{DAC}}$, and the DAC1 range bits in the ACR register.

IDAC2 (Address 04 ${ }_{H}$ ) Current DAC 2
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDAC2_7 | IDAC2_6 | IDAC2_5 | IDAC2_4 | IDAC2_3 | IDAC2_2 | IDAC2_1 | IDAC2_0 |

The DAC code bits set the output of DAC2 from 0 to full-scale. The value of the full-scale current is set by this Byte, $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{DAC}}$, and the DAC2 range bits in the ACR register.

## ODAC (Address $05_{\mathrm{H}}$ ) Offset DAC Setting

Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| SIGN | OSET6 | OSET5 | OSET4 | OSET3 | OSET2 | OSET1 | OSETO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| bit 7 | Offset Sign |
| :--- | :--- |
|  | $0=$ Positive |
|  | $1=$ Negative |

bits 6-0

$$
\text { Offset }=\frac{V_{\text {REF }}}{2 P G A} \times\left(\frac{\text { Code }}{127}\right)
$$

NOTE: The offset must be used after calibration or the calibration will notify the effects.
DIO (Address 06 ${ }_{\mathrm{H}}$ ) Digital I/O
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 |

A value written to this register will appear on the digital I/O pins if the pin is configured as an output in the DIR register. Reading this register will return the value of the digital I/O pins.

DIR (Address $07_{\mathrm{H}}$ ) Direction control for digital I/O
Reset value is set by Flash memory page 0. Factory programmed to $\mathrm{FF}_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DIR7 | DIR6 | DIR5 | DIR4 | DIR3 | DIR2 | DIR1 | DIR0 |

Each bit controls whether the Digital I/O pin is an output $(=0)$ or input $(=1)$. The default power-up state is as inputs.

ADS1218

DEC0 (Address $08_{\mathrm{H}}$ ) Decimation Register (least significant 8 bits)
Reset value is set by Flash memory page 0 . Factory programmed to $80_{\mathrm{H}}$.

| DEC07 | DEC06 | DEC05 | DEC04 | DEC03 | DEC02 | DEC01 | DEC00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The decimation value is defined with 11 bits for a range of 20 to 2047. This register is the least significant 8 bits. The 3 most significant bits are contained in the M/DEC1 register.

M/DEC1 (Address $09_{\mathrm{H}}$ ) Mode and Decimation Register
Reset value is set by Flash memory page 0 . Factory programmed to $07_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { DRDY }}$ | U/ $\bar{B}$ | SMODE1 | SMODE0 | WREN | DEC10 | DEC09 | DEC08 |

bit 7 DRDY: Data Ready (Read Only)
This bit duplicates the state of the $\overline{\text { DRDY }}$ pin.
bit $6 \quad U / \bar{B}$ : Data Format
0 = Bipolar
1 = Unipolar

| $\mathbf{U} / \overline{\mathbf{B}}$ | ANALOG INPUT | DIGITAL OUTPUT |
| :---: | :---: | :---: |
| 0 | +FS | $0 \times 7$ FFFFF |
|  | Zero | $0 \times 000000$ |
| 1 | -FS | $0 \times 800000$ |
|  | +FS | $0 \times F F F F F F$ |
|  | Zero | $0 \times 000000$ |
|  | -FS | $0 \times 000000$ |

bits 5-4 SMODE1: SMODE0: Settling Mode
$00=$ Auto
$01=$ Fast Settling filter
$10=$ Sinc2 filter
$11=$ Sinc3 filter
bit $3 \quad$ WREN: Flash Write Enable
0 = Flash Writing Disabled
1 = Flash Writing Enabled
This bit and the WREN pin must both be enabled in order to write to the Flash memory.
bits 2-0 DEC10: DEC09: DEC08: Most Significant Bits of the Decimation Value
OCRO (Address $0 \mathrm{~A}_{H}$ ) Offset Calibration Coefficient (least significant byte)
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| OCR07 | OCR06 | OCR05 | OCR04 | OCR03 | OCR02 | OCR01 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INSTRUMENTS

OCR1 (Address $0 \mathrm{~B}_{\mathrm{H}}$ ) Offset Calibration Coefficient (middle byte)
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR15 | OCR14 | OCR13 | OCR12 | OCR11 | OCR10 | OCR09 | OCR08 |

OCR2 (Address $0 \mathrm{C}_{H}$ ) Offset Calibration Coefficient (most significant byte)
Reset value is set by Flash memory page 0 . Factory programmed to $00_{\mathrm{H}}$.

| OCR23 | OCR22 | OCR21 | OCR20 | OCR19 | OCR18 | OCR17 | OCR16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

FSRO (Address $0 \mathrm{D}_{\mathrm{H}}$ ) Full-Scale Register (least significant byte)
Reset value is set by Flash memory page 0 . Factory programmed to $2_{H}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 |

FSR1 (Address $0 \mathrm{E}_{\mathrm{H}}$ ) Full-Scale Register (middle byte)
Reset value is set by Flash memory page 0 . Factory programmed to $90_{\text {H }}$.

| FSR15 | FSR14 | FSR13 | FSR12 | FSR11 | FSR10 | FSR09 | FSR08 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

FSR2 (Address $0 F_{H}$ ) Full-Scale Register (most significant byte)
Reset value is set by Flash memory page 0 . Factory programmed to $67_{\mathrm{H}}$.

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR23 | FSR22 | FSR21 | FSR20 | FSR19 | FSR18 | FSR17 | FSR16 |

ADS1218
www.ti.com

## COMMAND DEFINITIONS

The commands listed below control the operation of the ADS1218. Some of the commands are stand-alone commands (e.g., RESET) while others require additional bytes (e.g., WREG requires command, count, and the data bytes). Commands that output data require a minimum of four $\mathrm{f}_{\text {osc }}$ cycles before the data is ready (e.g., RDATA).

Operands: $\boldsymbol{n}=$ count (0 to 127)
$\boldsymbol{r}=$ register (0 to 15)
$\boldsymbol{x}=$ don't care
$\boldsymbol{a}=$ RAM bank address ( 0 to 7 )
$\boldsymbol{f}=$ Flash memory page address (0 to 31)

Table 3. Command Summary

| COMMANDS | DESCRIPTION | COMMAND BYTE ${ }^{(1)}$ | 2ND COMMAND BYTE |
| :---: | :---: | :---: | :---: |
| RDATA | Read Data | $00000001\left(01_{\mathrm{H}}\right)$ | - |
| RDATAC | Read Data Continuously | $00000011\left(03_{H}\right)$ | - |
| STOPC | Stop Read Data Continuously | $00001111\left(0 \mathrm{~F}_{\mathrm{H}}\right)$ | - |
| RREG | Read from REG Bank rrrr | $0001 \mathrm{rrrr}\left(1 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of reg-1) |
| RRAM | Read from RAM Bank aaa | 0010 0aaa ( $2 \mathrm{x}_{\mathrm{H}}$ ) | xnnn_nnnn (\# of bytes-1) |
| CREG | Copy REGs to RAM Bank aaa | 0100 0aaa ( $4 \mathrm{x}_{\mathrm{H}}$ ) | - |
| CREGA | Copy REGS to all RAM Banks | $01001000\left(48_{H}\right)$ | - |
| WREG | Write to REG rrrr | $0101 \mathrm{rrrr}\left(5 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of reg-1) |
| WRAM | Write to RAM Bank aaa | 0110 0aaa ( $6 \mathrm{x}_{\mathrm{H}}$ ) | xnnn_nnnn (\# of bytes-1) |
| RF2R | Read Flash page to RAM | $100 f f f f f\left(8,9 x_{H}\right)$ | - |
| WR2F | Write RAM to Flash page | 101fffff (A, Bx $\mathrm{H}_{\mathrm{H}}$ ) | - |
| CRAM | Copy RAM Bank aaa to REG | 1100 0aaa ( $\mathrm{Cx}_{H}$ ) | - |
| CSRAMX | Calc RAM Bank aaa Checksum | 1101 Oaaa ( $\mathrm{Dx}_{\mathrm{H}}$ ) | - |
| CSARAMX | Calc all RAM Bank Checksum | 11011000 ( $\mathrm{D8}_{\mathrm{H}}$ ) | - |
| CSREG | Calc REG Checksum | $11011111\left(\mathrm{DF}_{\mathrm{H}}\right)$ | - |
| CSRAM | Calc RAM Bank aaa Checksum | 1110 0aaa ( $\mathrm{Ex}_{\mathrm{H}}$ ) | - |
| CSARAM | Calc all RAM Banks Checksum | 11101000 (E8H) | - |
| CSFL | Calc Flash Checksum | 11101100 (ECH) | - |
| SELFCAL | Self Cal Offset and Gain | $11110000\left(\mathrm{FO}_{\mathrm{H}}\right)$ | - |
| SELFOCAL | Self Cal Offset | $11110001\left(\mathrm{~F}_{\mathrm{H}}\right)$ | - |
| SELFGCAL | Self Cal Gain | 11110010 ( $\mathrm{F}_{\mathrm{H}}$ ) | - |
| SYSOCAL | Sys Cal Offset | $11110011\left(\mathrm{~F}_{\mathrm{H}}\right)$ | - |
| SYSGCAL | Sys Cal Gain | 11110100 ( $\mathrm{F}_{\mathrm{H}}$ ) | - |
| DSYNC | Sync DRDY | $11111100\left(\mathrm{FC}_{\mathrm{H}}\right)$ | - |
| SLEEP | Put in SLEEP Mode | 11111101 ( $\mathrm{FD}_{\mathrm{H}}$ ) | - |
| RESET | Reset to Power-Up Values | 11111110 ( $\mathrm{FE}_{\mathrm{H}}$ ) | - |

(1) The data input received by the ADS1218 is always MSB first. The data out format is set by the BIT ORDER bit in ACR reg.

Description: Read a single 24-bit ADC conversion result. On completion of read back, $\overline{\text { DRDY }}$ goes high.
Operands: None

## Bytes: 1

Encoding: 00000001
Data Transfer Sequence:


## RDATAC

## Read Data Continuous

Description: Read Data Continuous mode enables the continuous output of new data on each DRDY. This command eliminates the need to send the Read Data Command on each DRDY. This mode may be terminated by either the STOP Read Continuous command or the RESET command.
Operands: None
Bytes: 1
Encoding: 00000011
Data Transfer Sequence:
Command terminated when uиuu uиuu equals STOPC or RESET.


NOTE: (1) For wait time, refer to timing specification.

STOPC
Description: Ends the continuous data output mode.
Operands: None

## Bytes: 1

Encoding: 00001111

## Data Transfer Sequence:



## RREG

## Read from Registers

Description: Output the data from up to 16 registers starting with the register address specified as part of the instruction. The number of registers read will be one plus the second byte. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.
Operands: r, n
Bytes: 2
Encoding: 0001 rrrr xxxx nnnn

## Data Transfer Sequence:

Read Two Registers Starting from Register 01 ${ }_{\mathrm{H}}$ (MUX)


NOTE: (1) For wait time, refer to timing specification.

RRAM
Description: Up to 128 bytes can be read from RAM starting at the bank specified in the op code. All reads start at the address for the beginning of the RAM bank. The number of bytes to read will be one plus the value of the second byte.

Operands: a, n
Bytes: 2
Encoding: 0010 Oaaa xnnn nnnn

## Data Transfer Sequence:

Read Two RAM Locations Starting from 20 $_{H}$


NOTE: (1) For wait time, refer to timing specification.

## CREG

Copy Registers to RAM Bank
Description: Copy the 16 control registers to the RAM bank specified in the op code. Refer to timing specifications for command execution time.
Operands: a
Bytes: 1
Encoding: 0100 0aaa

## Data Transfer Sequence:

Copy Register Values to RAM Bank 3


NOTE: (1) For wait time, refer to timing specification.

## CREGA

## Copy Registers to All RAM Banks

Description: Duplicate the 16 control registers to all the RAM banks. Refer to timing specifications for command execution time.
Operands: None
Bytes: 1
Encoding: 01001000

## Data Transfer Sequence:

$\mathrm{D}_{\mathrm{IN}} 01001000$

WREG
Description: Write to the registers starting with the register specified as part of the instruction. The number of registers that will be written is one plus the value of the second byte.
Operands: r, n
Bytes: 2
Encoding: 0101 rrrr xxxx nnnn

## Data Transfer Sequence:

Write Two Registers Starting from 06 H $_{\text {(DIO) }}$


WRAM

## Write to RAM

Description: Write up to 128 RAM locations starting at the beginning of the RAM bank specified as part of the instruction. The number of bytes written is RAM is one plus the value of the second byte.
Operands: a, n
Bytes: 2
Encoding: 0110 Oaaa xnnn nnnn

## Data Transfer Sequence:

Write to Two RAM Locations starting from $10_{\mathrm{H}}$


RF2R
Description: Read the selected Flash memory page to the RAM.
Operands: f
Bytes: 1
Encoding: 100f ffff

## Data Transfer Sequence:

Read Flash Page 2 to RAM

WR2F
Description: Write the contents of RAM to the selected Flash memory page.
Operands: $f$
Bytes: 1
Encoding: 101f ffff

## Data Transfer Sequence:

Write RAM to Flash Memory Page 31
$\mathrm{D}_{\mathrm{IN}} 10111111$

Description: Copy the selected RAM Bank to the Configuration Registers. This will overwrite all of the registers with the data from the RAM bank.

Operands: a
Bytes: 1
Encoding: 1100 0aaa

## Data Transfer Sequence:

Copy RAM Bank 0 to the Registers

$$
\mathrm{D}_{\mathrm{IN}}<11000000
$$

## CSRAMX

## Calculate RAM Bank Checksum

Description: Calculate the checksum of the selected RAM Bank. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, DRDY, and DIO bits are masked so they are not included in the checksum.
Operands: a
Bytes: 1
Encoding: 1101 Oaaa

## Data Transfer Sequence:

Calculate Checksum for RAM Bank 3


NOTE: (1) For wait time, refer to timing specification.

## CSARAMX

## Calculate the Checksum for all RAM Banks

Description: Calculate the checksum of all RAM Banks. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, DRDY, and DIO bits are masked so they are not included in the checksum.
Operands: None
Bytes: 1
Encoding: 11011000

## Data Transfer Sequence:



NOTE: (1) For wait time, refer to timing specification.

## CSREG

Description: Calculate the checksum of all the registers. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, DRDY, and DIO bits are masked so they are not included in the checksum.

Operands: None
Bytes: 1
Encoding: 11011111

## Data Transfer Sequence:



NOTE: (1) For wait time, refer to timing specification.

## CSRAM

Description: Calculate the checksum of the selected RAM Bank. The checksum is calculated as a sum of all the bytes with the carry ignored. All bits are included in the checksum calculation; there is no masking of bits.
Operands: a
Bytes: 1
Encoding: 1110 Oaaa

## Data Transfer Sequence:

Calculate Checksum for RAM Bank 2


NOTE: (1) For wait time, refer to timing specification.

## CSARAM

## Calculate Checksum for all RAM Banks

Description: Calculate the checksum of all RAM Banks. The checksum is calculated as a sum of all the bytes with the carry ignored. All bits are included in the checksum calculation; there is no masking of bits.

Operands: None
Bytes: 1
Encoding: 11101000

## Data Transfer Sequence:



NOTE: (1) For wait time, refer to timing specification.

## CSFL

Calculate Checksum for all Flash Memory Pages
Description: Calculate the checksum for all Flash memory pages. The checksum is calculated as a sum of all the bytes with the carry ignored. All bits are included in the checksum calculation; there is no masking of bits.

Operands: None
Bytes: 1
Encoding: 11101100

## Data Transfer Sequence:

$$
\mathrm{D}_{\mathrm{IN}} 11101100
$$

## SELFCAL

## Offset and Gain Self Calibration

Description: Starts the process of self calibration. The Offset Control Register (OCR) and the Full-Scale Register (FSR) are updated with new values after this operation.

Operands: None
Bytes: 1
Encoding: 11110000

## Data Transfer Sequence:

$\mathrm{D}_{\mathrm{IN}} 11110000$

## SELFOCAL

Description: Starts the process of self-calibration for offset. The Offset Control Register (OCR) is updated after this operation.
Operands: None

## Bytes: 1

Encoding: 11110001
Data Transfer Sequence:


## SELFGCAL

Description: Starts the process of self-calibration for gain. The Full-Scale Register (FSR) is updated with new values after this operation.

Operands: None
Bytes: 1
Encoding: 11110010

## Data Transfer Sequence:

## SYSOCAL

Description: Starts the system offset calibration process. For a system offset calibration, the input should be set to 0 V differential, and the ADS1218 computes the OCR register value that will compensate for offset errors. The Offset Control Register (OCR) is updated after this operation.

Operands: None
Bytes: 1
Encoding: 11110011
Data Transfer Sequence:

$$
\mathrm{D}_{\mathrm{IN}} \quad 11110011
$$

## SYSGCAL

Description: Starts the system gain calibration process. For a system gain calibration, the differential input should be set to the reference voltage and the ADS1218 computes the FSR register value that will compensate for gain errors. The FSR is updated after this operation.
Operands: None
Bytes: 1
Encoding: 11110100

## Data Transfer Sequence:



## DSYNC

Description: Synchronizes the ADS1218 to the serial clock edge.
Operands: None
Bytes: 1
Encoding: 11111100

## Data Transfer Sequence:

$$
\mathrm{D}_{\mathrm{IN}}<11111100
$$

SLEEP
Description: Puts the ADS1218 into a low-power sleep mode. SCLK must be inactive while in sleep mode. To exit this mode, issue the WAKEUP command.
Operands: None
Bytes: 1
Encoding: 11111101

## Data Transfer Sequence:

$\mathrm{D}_{\mathrm{IN}} 11111101$

WAKEUP
Description: Use this command to wake up from sleep mode.
Operands: None

## Bytes: 1

Encoding: 11111011
Data Transfer Sequence:

RESET
Reset Registers
Description: Copy the contents of Flash memory page 0 to the registers. This command will also stop the Read Continuous mode.

Operands: None

## Bytes: 1

Encoding: 11111110

## Data Transfer Sequence:

$$
\mathrm{D}_{\mathrm{IN}}<11111110
$$

Table 4. ADS1218 Command Map

|  | LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| 0000 | $\mathrm{x}^{(1)}$ | rdata | x | rdatac | x | X | x | x | x | x | x | X | x | x | X | stopc |
| 0001 | rreg 0 | rreg 1 | rreg 2 | rreg 3 | rreg 4 | rreg 5 | rreg 6 | rreg 7 | rreg 8 | rreg 9 | $\operatorname{rreg} \mathrm{A}$ | rreg B | rreg C | rreg D | $\operatorname{rreg} \mathrm{E}$ | rreg F |
| 0010 | rram 0 | rram 1 | rram 2 | rram 3 | rram 4 | rram 5 | rram 6 | rram 7 | x | x | x | x | x | x | x | x |
| 0011 | x | x | x | x | x | x | x | x | x | x | x | X | x | X | x | x |
| 0100 | creg 0 | creg 1 | creg 2 | creg 3 | creg 4 | creg 5 | creg 6 | creg 7 | crega | x | x | X | x | x | x | x |
| 0101 | wreg 0 | wreg 1 | wreg 2 | wreg 3 | wreg 4 | wreg 5 | wreg 6 | wreg 7 | wreg 8 | wreg 9 | wreg A | wreg B | wreg C | wreg D | wreg E | wreg F |
| 0110 | wram 0 | wram 1 | wram 2 | wram 3 | wram 4 | wram 5 | wram 6 | wram 7 | x | x | x | x | x | x | x | $x$ |
| 0111 | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |
| 1000 | rf2r 0 | rf2r 1 | rf2r 2 | rf2r 3 | rf2r 4 | rf2r 5 | rf2r 6 | rf2r 7 | rf2r 8 | rf2r 9 | rf2r A | rf2r B | rf2r C | rf2r D | rf2r E | rf2r F |
| 1001 | rf2r 10 | rf2r 11 | rf2r 12 | rf2r 13 | rf2r 14 | rf2r 15 | rf2r 16 | rf2r 17 | rf2r 18 | rf2r 19 | rf2r 1A | rf2r 1B | rf2r 1C | rf2r 1D | rf2r 1E | rf2r 1F |
| 1010 | wr2f 0 | wr2f 1 | wr2f 2 | wr2f 3 | wr2f 4 | wr2f 5 | wr2f 6 | wr2f 7 | wr2f 8 | wr2f 9 | wr2f $A$ | wr2f B | wr2f C | wr2f D | wr2f E | wr2f $F$ |
| 1011 | wr2f 10 | wr2f 11 | wr2f 12 | wr2f 13 | wr2f 14 | wr2f 15 | wr2f 16 | wr2f 17 | wr2f 18 | wr2f 19 | $\begin{gathered} \text { wr2f } \\ 1 \mathrm{~A} \end{gathered}$ | $\begin{gathered} \hline \text { wr2f } \\ 1 B \end{gathered}$ | $\begin{gathered} \text { wr2f } \\ 1 \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { wr2f } \\ 1 \mathrm{D} \end{gathered}$ | wr2f <br> 1E | wr2f 1F |
| 1100 | cram 0 | cram 1 | cram 2 | cram 3 | cram 4 | cram 5 | cram 6 | cram 7 | x | x | x | x | x | x | x | x |
| 1101 | $\begin{array}{\|c} \text { csramx } \\ 0 \end{array}$ | $\begin{gathered} \text { csram } x \\ 1 \end{gathered}$ | $\begin{gathered} \text { csram } x \\ 2 \end{gathered}$ | $\begin{gathered} \text { csramx } \\ 3 \end{gathered}$ | $\begin{array}{\|c} \text { csram } x \\ 4 \end{array}$ | $\begin{array}{\|c\|} \hline \text { csramx } \\ 5 \end{array}$ | $\begin{array}{\|c} \text { csramx } \\ 6 \end{array}$ | $\begin{aligned} & \text { csram } x \\ & 7 \end{aligned}$ | csramx | x | x | X | X | x | X | csreg |
| 1110 | $\begin{gathered} \text { csram } \\ 0 \end{gathered}$ | $\begin{gathered} \text { csram } \\ 1 \end{gathered}$ | csram2 | $\begin{gathered} \text { csram } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { csram } \\ 4 \end{gathered}$ | $\begin{gathered} \text { csram } \\ 5 \end{gathered}$ | $\begin{gathered} \text { csram } \\ 6 \\ \hline \end{gathered}$ | csram $7$ | csramx | X | x | X | csfl | X | X | X |
| 1111 | self cal | self ocal | self gcal | sys ocal | sys gcal | x | x | x | x | x | x | x | dsync | sleep | reset | X |

(1) $\boldsymbol{x}=$ Reserved

ADS1218
www.ti.com

## DEFINITION OF RULES

Analog Input Voltage-the voltage at any one analog input relative to AGND.
Analog Input Differential Voltage-given by the following equation: $\left(\mathrm{A}_{\mathrm{IN}_{+}}\right)-\left(\mathrm{A}_{\mathrm{IN}_{-}}\right)$. Thus, a positive digital output is produced whenever the analog input differential voltage is positive, while a negative digital output is produced whenever the differential is negative.

For example, when the converter is configured with a 2.5 V reference and placed in a gain setting of 1 , the positive full-scale output is produced when the analog input differential is 2.5 V . The negative full-scale output is produced when the differential is -2.5 V . In each case, the actual input voltages must remain within the $A G N D$ to $A V_{D D}$ range.
Conversion Cycle-the term conversion cycle usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, a conversion cycle refers to the $t_{\text {DATA }}$ time period. However, each digital output is actually based on the modulator results from several $\mathrm{t}_{\text {DATA }}$ time periods.

| FILTER SETTING | MODULATOR RESULTS |
| :---: | :---: |
| Fast Settling | $1 \mathrm{t}_{\text {DATA }}$ Time Period |
| Sinc $^{2}$ | $2 \mathrm{t}_{\text {DATA }}$ Time Period |
| $\mathrm{Sinc}^{3}$ | $3 \mathrm{t}_{\text {DATA }}$ Time Period |

Data Rate-the rate at which conversions are completed. See definition for $f_{\text {DATA }}$.
Decimation Ratio-defines the ratio between the output of the modulator and the output Data Rate. Valid values for the Decimation Ratio are from 20 to 2047. Larger Decimation Ratios will have lower noise.

Effective Resolution-the effective resolution of the ADS1218 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and Vrms (referenced to input). Computed directly from the converter's output data, each is a statistical calculation. The conversion from one to the other is shown below.
Effective number of bits (ENOB) or effective resolution is commonly used to define the usable resolution of the A/D converter. It is calculated from empirical data taken directly from the device. It is typically determined by applying a fixed known signal source to the analog input and computing the standard deviation of the data sample set. The rms noise defines the $\pm \sigma$ interval about the sample mean.

The data from the A/D converter is output as codes, which then can be easily converted to other units, such as ppm or volts. The equations and table below show the relationship between bits or codes, ppm, and volts.
ENOB $=\frac{-20 \log (p p m)}{6.02}$

| BITS rms | BIPOLAR Vrms | UNIPOLAR Vrms |
| :---: | :---: | :---: |
|  | $\frac{\left(\frac{2 \times V_{\text {REF }}}{\text { PGA }}\right)}{10^{\left(\frac{6.02 \times E \mathrm{E}}{20}\right)}}$ | $\frac{\left(\frac{\mathrm{V}_{\text {REF }}}{\mathrm{PGA}}\right)}{10^{\left(\frac{6.02 \times E R}{20}\right)}}$ |
| 24 | 298nV | 149nV |
| 22 | $1.19 \mu \mathrm{~V}$ | 597 nV |
| 20 | $4.77 \mu \mathrm{~V}$ | $2.39 \mu \mathrm{~V}$ |
| 18 | $19.1 \mu \mathrm{~V}$ | $9.55 \mu \mathrm{~V}$ |
| 16 | $76.4 \mu \mathrm{~V}$ | $38.2 \mu \mathrm{~V}$ |
| 14 | $505 \mu \mathrm{~V}$ | $152.7 \mu \mathrm{~V}$ |
| 12 | 1.22 mV | $610 \mu \mathrm{~V}$ |

$\mathrm{f}_{\text {DATA }}$-the frequency of the digital output data produced by the ADS1218. $\mathrm{f}_{\text {DATA }}$ is also referred to as the Data Rate.
$\mathrm{f}_{\text {DATA }}=\left(\frac{\mathrm{f}_{\text {MOD }}}{\text { Decimation Ratio }}\right)=\left(\frac{\mathrm{f}_{\text {OSC }}}{\text { mfactor } \times \text { Decimation Ratio }}\right)$
$\mathrm{f}_{\text {MOD }}$-the frequency or speed at which the modulator of the ADS1218 is running. This depends on the SPEED bit as shown below:

| SPEED BIT | $\mathbf{f}_{\text {MOD }}$ |
| :---: | :---: |
| 0 | $\mathrm{f}_{\mathrm{OSc}} / 128$ |
| 1 | $\mathrm{f}_{\mathrm{OSc}} / 256$ |

$\mathrm{f}_{\text {Osc }}$-the frequency of the crystal input signal at the $\mathrm{X}_{\text {IN }}$ input of the ADS1218.
$\mathbf{f}_{\text {SAMP }}$-the frequency, or switching speed, of the input sampling capacitor. The value is given by one of the following equations:

| PGA SETTING | SAMPLING FREQUENCY |
| :---: | :---: |
| $1,2,4,8$ | $\mathrm{f}_{\mathrm{SAMP}}=\frac{\mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 8 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{2 \mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 16 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{8 \mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 32 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{16 \mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 64,128 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{16 \mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |

For example, when the converter is configured with a 2.5 V reference and is placed in a gain setting of 2 , the full-scale range is: [1.25V (positive full-scale) -$(-1.25 \mathrm{~V}$ (negative full-scale) $)]=2.5 \mathrm{~V}$.

Least Significant Bit (LSB) Weight-this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:
LSB Weight $=\frac{\text { Full-Scale Range }}{2^{N}}$
where N is the number of bits in the digital output.
$t_{\text {DATA }}$-the inverse of $f_{\text {DATA }}$, or the period between each data output. full-scale digital output minus the input, which produces the negative full-scale digital output. The full-scale range changes with gain setting; see Table 5.

Table 5. Full-Scale Range versus PGA Setting

|  | 5V SUPPLY ANALOG INPUT ${ }^{(1)}$ |  |  | GENERAL EQUATIONS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { GAIN } \\ & \text { SETTING } \end{aligned}$ | FULL-SCALE RANGE | DIFFERENTIAL INPUT VOLTAGES ${ }^{(2)}$ | PGA OFFSET RANGE | FULL-SCALE RANGE | $\begin{aligned} & \text { DIFFERENTIAL } \\ & \text { INPUT } \\ & \text { VOLTAGES }^{(2)} \end{aligned}$ | PGA SHIFT RANGE |
| 1 <br> 2 <br> 4 <br> 8 <br> 16 <br> 34 <br> 64 <br> 128 | 5 V 2.5 V 1.25 V 0.625 V 312.5 mV 156.25 mV 78.125 mV 39.0625 mV | $\begin{gathered} \hline \pm 2.5 \mathrm{~V} \\ \pm 1.25 \mathrm{~V} \\ \pm 0.625 \mathrm{~V} \\ \pm 312.5 \mathrm{mV} \\ \pm 156.25 \mathrm{mV} \\ \pm 78.125 \mathrm{mV} \\ \pm 39.0625 \mathrm{mV} \\ \pm 19.531 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \pm 1.25 \mathrm{~V} \\ \pm 0.625 \mathrm{~V} \\ \pm 312.5 \mathrm{mV} \\ \pm 156.25 \mathrm{mV} \\ \pm 78.125 \mathrm{mV} \\ \pm 39.0625 \mathrm{mV} \\ \pm 19.531 \mathrm{mV} \\ \pm 9.766 \mathrm{mV} \end{gathered}$ | $\frac{2 V_{\mathrm{REF}}}{\mathrm{PGA}}$ | $\frac{ \pm \mathrm{V}_{\mathrm{REF}}}{\mathrm{PGA}}$ | $\frac{ \pm V_{\text {REF }}}{2 P G A}$ |

(1) With a 2.5 V reference.
(2) The ADS1218 allows common-mode voltage as long as the absolute input voltage on $A_{I N_{+}}$or $A_{I N_{-}}$does not go below $A G N D$ or above $A V_{D D}$.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1218Y/250 | ACTIVE | TQFP | PFB | 48 | 250 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS 1218 Y | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: Tl defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.


NOTES: (continued)
4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
    SPI is a trademark of Motorola.
    All trademarks are the property of their respective owners.

