

Order

Now



SLUSCE2D - APRIL 2016 - REVISED JANUARY 2019

# bq21040 0.8-A, Single-Input, Single Cell Li-Ion and Li-Pol Battery Charger

Technical

Documents

## 1 Features

- Charging
  - 1% Charge Voltage Accuracy
  - 10% Charge Current Accuracy
  - Low Battery Leakage Current (1 µA)
  - Programmable Charge Current using External Resistor up to 800 mA
  - 4.2-V Li-Ion and Li-Pol Charger
- Protection
  - 30-V Input Rating; with 6.6-V Input Overvoltage Protection
  - Input Voltage Dynamic Power Management
  - 125°C Thermal Regulation; 150°C Thermal Shutdown Protection
  - OUT Short-Circuit Protection and ISET Short Detection
  - Overtemperature Sensing Protection Through NTC
  - Fixed 10-Hour Safety Timer
- System
  - Status Indication Charging/Done
  - Available in Small SOT-23 Package

## 2 Applications

- EPOS
- Medical Endoscopes
- BLE Speaker and Headsets
- Low-Power Handheld Devices

# 3 Description

Tools &

Software

The bq21040 device is a highly integrated Li-Ion and Li-Pol linear battery charger device targeted at spacelimited portable applications. The device operates from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters.

Support &

Community

2.0

The bq21040 has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.


The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The pre-charge current and termination current threshold are fixed to 20% and 10%, respectively. The fast charge current value is programmable through an external resistor.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
bq21040	SOT-23 (6)	3.00 mm × 1.75 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**



Copyright © 2016, Texas Instruments Incorporated

# **Table of Contents**

1	Fea	tures 1				
2	Арр	lications 1				
3	Des	Description 1				
4	Rev	ision History 2				
5	Dev	ice Comparison 3				
6	Pin	Configuration and Functions 3				
7	Spe	cifications 3				
	7.1	Absolute Maximum Ratings 3				
	7.2	ESD Ratings 4				
	7.3	Recommended Operating Conditions 4				
	7.4	Thermal Information 4				
	7.5	Electrical Characteristics 4				
	7.6	Timing Requirements6				
	7.7	Typical Operational Characteristics (Protection				
		Circuits Waveforms)7				
8	Deta	ailed Description8				
	8.1	Overview 8				
	8.2	Functional Block Diagram9				

	8.3	Feature Description	10
	8.4	Device Functional Modes	13
9	App	lication and Implementation	17
		Application Information	
	9.2	Typical Application	17
10	Pow	ver Supply Recommendations	22
11	Lay	out	22
	11.1	Layout Guidelines	22
	11.2	Layout Example	22
	11.3	Thermal Considerations	23
12	Dev	ice and Documentation Support	24
	12.1	Receiving Notification of Documentation Updates	24
	12.2	Community Resources	24
	12.3	Trademarks	24
	12.4	Electrostatic Discharge Caution	24
	12.5	Glossary	24
13		hanical, Packaging, and Orderable	
	Info	mation	24

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (August 2017) to Revision D Page				
•	Changed HBM From: ±1000 To: ±2000 in the ESD Ratings	4			
•	Changed CDM From: ±250 To: ±500 in the ESD Ratings	4			

#### Changes from Revision B (May 2017) to Revision C

•	Changed Simplified Schematic	. 1
•	Changed 250 k $\Omega$ to 237 k $\Omega$ in TS pin description	. 3
•	Changed R <sub>TS</sub> max from 25.8 k $\Omega$ to 258 k $\Omega$	. 4
•	Changed Low temperature charging to Normal temperature charging in V <sub>TS-0C</sub> Test Conditions	. 6
•	Changed low temperature charging to normal temperature charging in V <sub>HYS-0C</sub> Test Conditions	. 6
•	Changed High temperature charging to Normal temperature charging in V <sub>TS-45C</sub> Test Conditions	. 6
•	Changed high temperature charging to normal temperature charging in V <sub>HYS-45C</sub> Test Conditions	. 6
•	Deleted Load Regulation graph	. 7
•	Deleted Line Regulation graph	. 7
•	Changed Figure 6	11
•	Deleted The bq21040 does not have a safety timer. in Timers	15
•	Changed Figure 10	17

## Changes from Revision A (April 2016) to Revision B

2

•	Changed MIN and MAX values in the Electrical Characteristics table, Changed MIN and MAX values for Fast	
	charge current factor, KISET	1
•	Added Receiving Notification of Documentation Updates section	1

NSTRUMENTS

ÈXAS




Page



## 5 Device Comparison

PART NO.	V <sub>O(REG)</sub>	V <sub>OVP</sub>	TS	PACKAGE
bq21040	4.20 V	6.6 V	TS	3.00 mm × 1.75 mm × 1.45 mm SOT-23

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
CHG	3	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.	
GND	5	_	Ground terminal	
ISET	4	I	rams the Fast-charge current setting. External resistor from ISET to VSS defines fast charge nt value. Range is $10.8k\Omega$ (50mA) to $675\Omega$ (800mA).	
OUT	2	0	ttery connection. System load may be connected. Expected range of bypass capacitors $1\mu F$ to $\mu F.$	
TS	1	I	Temperature sense terminal connected to bq21040 -10k at 25°C NTC thermistor, in the battery pack. Floating T terminal or pulling High puts part in TTDM "Charger" Mode and disable TS monitoring, Timers and Termination. Pulling terminal Low disables the IC. If NTC sensing is not needed, connect this terminal to VSS through an external 10 k $\Omega$ resistor. A 237 k $\Omega$ from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.	
VIN	6	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors $1\mu$ F to $10\mu$ F, connect from IN to V <sub>SS</sub> .	

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		MIN	MAX	UNIT
	IN (with respect to VSS)	-0.3	30	V
Input voltage	OUT (with respect to VSS)	-0.3	7	V
	PRE-TERM, ISET, ISET2, TS, /CHG (with respect to VSS)	-0.3	7	V
Input current	IN		1.25	А
Output current (continuous)	OUT		1.25	А
Output sink current	CHG		15	mA
Junction temperature, $T_J$		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

STRUMENTS

EXAS

# 7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
N/	IN voltage range	3.5	28	V
V <sub>IN</sub>	IN operating voltage range, restricted by VDPM and VOVP	4.45	6.45	V
I <sub>IN</sub>	Input current, IN terminal		0.8	А
I <sub>OUT</sub>	Current, OUT terminal		0.8	А
TJ	Junction temperature	0	125	S
RISET	Fast-charge current programming resistor	0.675	10.8	kΩ
R <sub>TS</sub>	10k NTC thermistor range without entering TTDM	1.66	258	kΩ

## 7.4 Thermal Information

		bq21040		
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT	
		6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130.8	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	75.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.5	°C/W	
ΨJT	Junction-to-top characterization parameter	31.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	45.5	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT		-				
UVLO	Undervoltage lockout exit	V <sub>IN</sub> : 0 V to 4 V	3.15	3.3	3.45	V
V <sub>HYS-UVLO</sub>	Hysteresis on $V_{UVLO_RISE}$ falling	$V_{IN}$ : 0 V to 4 V, $V_{UVLO_FALL} = V_{UVLO_RISE} - V_{HYS-UVLO}$	175	227	280	mV
V <sub>IN-DT</sub>	Input power good detection threshold is V <sub>OUT+VIN-DT</sub>	(Input power good if $V_{IN} > V_{OUT} + V_{IN}$ <sub>DT</sub> ); $V_{OUT} = 3.6$ V, $V_{IN}$ : 3.5 V to 4 V	30	80	145	mV
V <sub>HYS-INDT</sub>	Hysteresis on V <sub>IN-DT</sub> falling	V <sub>OUT</sub> = 3.6 V, VIN: 4 V to 3.5 V		31		mV
V <sub>OVP</sub>	Input overvoltage protection threshold			6.65	6.8	V
V <sub>HYS-OVP</sub>	Hysteresis on OVP	V <sub>IN</sub> : 11 V to 5 V		95		mV
V <sub>IN-DPM</sub>	Adaptor low input voltage protection. Restricts lout at VIN- DPM	Feature active in adaptor mode; Limit Input Current to 50 mA; $V_{OUT}$ = 3.5 V; R <sub>ISET</sub> = 825	4.24	4.3	4.46	V
ISET SHORT	CIRCUIT TEST					
RISET_SHORT	Highest resistance considered a fault (short). Monitored for I <sub>OUT</sub> >90mA	$R_{\text{ISET}}$ : 250 $\Omega$ to 540 $\Omega,$ lout latches off. Cycle power to reset			500	Ω



# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OUT_CL</sub>	Maximum OUT current limit regulation (clamp)	$V_{\text{IN}}$ = 5 V, $V_{\text{OUT}}$ = 3.6 V, $R_{\text{ISET}}$ : 250 $\Omega$ to 540 $\Omega$ , lout latches off after $t_{\text{DGL-SHORT}}$	1.05		1.4	А
BATTERY SHO	DRT PROTECTION					
V <sub>OUT(SC)</sub>	OUT terminal short-circuit detection threshold/precharge threshold			0.8	0.85	V
V <sub>OUT(SC-HYS)</sub>	OUT terminal short hysteresis	Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)};$ Rising, no deglitch		77		mV
I <sub>OUT(SC)</sub>	Source current to OUT terminal during short-circuit detection		10	15	20	mA
QUIESCENT C	URRENT					
OUT(PDWN)	Battery current into OUT terminal	V <sub>IN</sub> = 0V			1	μΑ
I <sub>OUT(DONE)</sub>	OUT pin current, charging terminated	$V_{\text{IN}}$ = 6 V, $V_{\text{BAT}}$ > $V_{\text{BAT}(\text{REG})}$ , net current is into OUT pin			6	μA
IN(STDBY)	Standby current into IN pin	$TS = Low, V_{IN} \le 6 V$			125	μΑ
I <sub>CC</sub>	Active supply current, IN pin	TS = Low, $V_{IN}$ = 6 V, no load on OUT pin, $V_{BAT} > V_{BAT(REG)}$			1000	μA
BATTERY CHA	ARGER FAST-CHARGE				,	
V <sub>OUT(REG)</sub>	Battery regulation voltage	$V_{REG}$ = 4.2 V, $I_L$ = 25 mA, $V_{IN}$ = 5.5 V	4.16	4.2	4.23	V
I <sub>OUT(RANGE)</sub>	Programmed output fast charge current range	$\label{eq:VOUT(REG)} \begin{split} V_{OUT} &> V_{OUT} > V_{LOWV}; \ V_{IN} = 5 \ V, \\ R_{ISET} &= 0.675 \ to \ 52 \ k\Omega \end{split}$	10		800	mA
V <sub>DO(IN-OUT)</sub>	Drop-Out, V <sub>IN</sub> – V <sub>OUT</sub>	Adjust V <sub>IN</sub> down until I <sub>OUT</sub> = 0.5 A, V <sub>OUT</sub> = 4.15 V, R <sub>ISET</sub> = 1.08k $\Omega$		325	550	mV
I <sub>OUT</sub>	Output fast charge formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}; V_{IN} = 5 V$	KISET/ RISET	KISET/ RISET	KISET/ RISET	А
		KISET (60mA < I <1000mA)	490	540	590	
K <sub>ISET</sub> Fas	Fast charge current factor	KISET (25mA < I < 60mA)	470	527	605	AΩ
		KISET (10mA < I < 25mA)	340	520	685	
PRECHARGE						
V <sub>LOWV</sub>	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
Pre-charge	Default pre-charge current	$V_{BAT} < V_{LOWV}, I_{CHG} = 50 \text{ mA}$	18	20	22	%ISET
TERMINATION						
%TERM	Termination Threshold Current, default setting	$V_{OUT} > V_{RCH}; R_{ISET} = 1 \text{ k}\Omega$	9	10	11	%IOUT- CC
RECHARGE O	R REFRESH					
V <sub>RCH</sub>	Recharge detection threshold	$V_{\text{IN}}$ = 5 V, $V_{\text{TS}}$ = 0.5 V, $V_{\text{OUT}}$ = 4.25 V to $V_{\text{RCH}}$	V <sub>O(REG)</sub> - 120 mV	V <sub>O(REG)</sub> - 95 mV	V <sub>O(REG)</sub> - 70 mV	mV
BATT DETECT	-					
V <sub>REG-BD</sub>	VOUT Reduced regulation during battery detect	V <sub>IN</sub> = 5 V, V <sub>TS</sub> = 0.5 V, battery absent	V <sub>O(REG)</sub> - 450 mV	V <sub>O(REG)</sub> - 400 mV	V <sub>O(REG)</sub> - 350 mV	mV
I <sub>BD-SINK</sub>	Sink current during VREG-BD	-	7		10	mA
V <sub>BD-HI</sub>	High battery detection threshold		V <sub>O(REG)</sub> - 150 mV	V <sub>O(REG)</sub> - 100 mV	V <sub>O(REG)</sub> - 50 mV	V
V <sub>BD-LO</sub>	Low battery detection threshold	$V_{IN}$ = 5 V, $V_{TS}$ = 0.5 V, battery absent	VREG- BD+0.50	VREG- BD+0.1	VREG- BD+0.15	V
BATTERY-PAC	CK NTC MONITOR					
INTC 50µA	NTC bias current		48	50	53	μA
INTC-DIS-10K	10K NTC bias current when charging is disabled	V <sub>TS</sub> = 0 V	27	30	34	μA
INTC-FLDBK -10K	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM	V <sub>TS</sub> = 1.525 V	4	5	6.5	μA

Copyright © 2016–2019, Texas Instruments Incorporated

NSTRUMENTS

ÈXAS

# **Electrical Characteristics (continued)**

over operating	free-air tempe	erature range	(unless othe	wise noted)
over operating	nee-an tempe	sialure range	(uniess oure	wise noteu)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TTDM(TS)</sub>	Termination and timer disable mode-Threshold-Enter	$V_{TS}\!\!:$ 0.5 V to 1.7 V; timer held in reset	1550	1600	1650	mV
I <sub>HYS-TTDM(TS)</sub>	Hysteresis exiting TTDM	V <sub>TS</sub> : 1.7 V to 0.5 V; timer enabled		100		mV
V <sub>CLAMP(TS)</sub>	TS maximum voltage clamp	V <sub>TS</sub> = Open (float)	1800	1950	2000	mV
V <sub>TS_</sub> I-FLDBK	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6 $\mu$ s) takes place near this spec threshold. V <sub>TS</sub> : 1.425 V to 1.525 V		1475		mV
C <sub>TS</sub>	Optional capacitance – ESD			0.22		μF
V <sub>TS-0C</sub>	Low temperature CHG pending	Normal temperature charging to pending; $V_{TS}$ : 1 V to 1.5 V	1220	1250	1280	mV
V <sub>HYS-0C</sub>	Hysteresis at 0°C	Charge pending to normal temperature charging; $V_{TS}$ : 1.5 V to 1 V		100		mV
V <sub>TS-45C</sub>	High temperature CHG disable	Normal temperature charging to pending; $V_{TS}$ : 0.5 V to 0.2 V	260	275	290	mV
V <sub>HYS-45C</sub>	Hysteresis at 45°C	Charge pending to normal temperature charging; $V_{TS}$ : 0.2 V to 0.5 V		20		mV
V <sub>TS-EN-10K</sub>	Charge enable threshold (10k NTC)	V <sub>TS</sub> : 0 V to 0.175 V	80	88	96	mV
V <sub>TS-DIS_HYS-10K</sub>	HYS below VTS-EN-10k to disable (10k NTC)	V <sub>TS</sub> : 0.125 V to 0 V		12		mV
THERMAL REG	GULATION	· · · · · ·				
T <sub>J(REG)</sub>	Temperature regulation limit			125		
T <sub>J(OFF)</sub>	Thermal shutdown temperature			155		°C
T <sub>J(OFF-HYS)</sub>	Thermal shutdown hysteresis			20		
CHG INDICATI	ON					
V <sub>OL</sub>	Output Low Voltage-CHG FET on - first charge after power-up	I <sub>SINK</sub> = 5 mA			0.4	V
I <sub>LEAK</sub>	Leakage current into IC	$V \overline{CHG} = 5 V$			1	μA


# 7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
INPUT						
t <sub>DGL(OVP_SET)</sub>	Input over-voltage blanking time	V <sub>IN</sub> : 5 V to 12 V		113		μs
t <sub>DGL(OVP_REC)</sub>	Deglitch time exiting OVP	Time measured from VIN: 12V to 5V		30		μs
ISET SHORT CI	RCUIT TEST					
t <sub>DGL_SHORT</sub>	Deglitch time transition from ISET short to IOUT disable	Clear fault by disconnecting IN or cycling (high / low) TS		1		ms
PRECHARGE -	SET INTERNALLY	•				
t <sub>DGL1(LOWV)</sub>	Deglitch time on pre-charge to fast- charge transition			70		μs
t <sub>DGL2(LOWV)</sub>	Deglitch time on fast-charge to pre- charge transition		32			ms
TERMINATION					·	
t <sub>DGL(TERM)</sub>	Deglitch time, termination detected			29		ms
RECHARGE OR	REFRESH					
t <sub>DGL1(RCHG)</sub>	Deglitch time, recharge threshold detected	$V_{IN}$ = 5 V, $V_{TS}$ = 0.5 V, VOUT: 4.25 V to 3.5 V in 1 µs; t <sub>DGL(RCHG)</sub> is time to ISET ramp		29		ms
BATTERY DETE	ECT ROUTINE				·	
t <sub>DGL(HI/LOW REG)</sub>	Regulation time at VREG or VREG-BD			25		ms
BATTERY-PAC	K NTC MONITOR; TS TERMINAL				·	
t <sub>DGL(TS)</sub>	Deglitch for TS thresholds: 0/45C.	Battery charging		30		ms



## 7.7 Typical Operational Characteristics (Protection Circuits Waveforms)

SETUP: bq21040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)





## 8 Detailed Description

#### 8.1 Overview

The bq21040 is a highly integrated single cell Li-Ion and Li-Pol charger. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Pre-charge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current. This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: Temperature Sensing Standard, Over-Voltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-Ion or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and OUT short checks are performed to assure a proper charge cycle.


If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of the current goes into the battery during this phase is called pre-charge current. It is fixed to 20% of the fast charge current.

Once the battery voltage has charged to the VLOWV threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET terminal. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 5 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination current is set to 10% of the fast charge current. The CHG terminal is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.



## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## 8.3 Feature Description




Figure 5. Charging Profile With Thermal Regulation

## 8.3.1 Power-Down or Undervoltage Lockout (UVLO)

The bq21040 is in power-down mode if the IN terminal voltage is less than UVLO. The part is considered "dead" and all the terminals are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the OUT terminal (battery) voltage.

#### 8.3.2 Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100mA starts the safety timer and enables the CHG terminal. See Figure 6.

## 8.3.3 Sleep Mode

If the IN terminal voltage is between than  $V_{OUT}+V_{DT}$  and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the CHG terminal is high impedance. As the input voltage rises and the charger exits sleep mode, the safety timer continues to count, charge is enabled and the CHG terminal returns to its previous state. See Figure 7.


#### 8.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS terminal), exiting Termination and Timer <u>Disable</u> Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the VRCH threshold. The CHG terminal is active low only during the first charge cycle, therefore exiting TTDM or a dropping below VRCH will not turn on the CHG terminal FET, if the CHG terminal is already high impedance.





bq21040 SLUSCE2D – APRIL 2016 – REVISED JANUARY 2019








Figure 7. bq21040 Power-Up Flow Diagram

## 8.3.5 Overvoltage-Protection (OVP) – Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch,  $t_{BLK(OVP)}$ . The timer ends and the CHG terminal goes to a high impedance state. After the overvoltage returns to a normal voltage, the timer continues, charge continues, and the CHG terminal goes low after a 25ms deglitch.



### 8.3.6 CHG Terminal Indication

The charge terminal has an internal open drain FET which is on (pulls down to  $V_{SS}$ ) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor. The bq21040 does not terminate charge, however, the CHG terminal will turn off once the battery current reaches 10% of the programmed charge current.

The charge terminal is high impedance in sleep mode and OVP and returns to its previous state once the condition is removed.

Cycling input power, pulling the TS terminal low and releasing or entering pre-charge mode causes the CHG terminal to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

## 8.4 Device Functional Modes

### 8.4.1 CHG LED Pull-up Source

For host monitoring, a pullup resistor is used between the STATUS terminal and the  $V_{CC}$  of the host and for a visual indication a resistor in series with an LED is connected between the STATUS terminal and a power source. If the CHG source is capable of exceeding 7 V, a 6.2-V Zener should be used to clamp the voltage. If the source is the OUT terminal, note that as the battery changes voltage, and the brightness of the LEDs vary.

CHG FET/LED								
ON								
OFF								
ON for 1st Charge								

Table 1. Chai	ging States ar	d CHG LED
---------------	----------------	-----------

## 8.4.2 IN-DPM (V<sub>IN</sub>-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to excessive load. When the input voltage drops to the  $V_{\text{IN-DPM}}$  threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than  $V_{\text{IN-DPM}}$  to power the out terminal. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3 V. This is an added safety feature that helps protect the source from excessive loads.

## 8.4.3 OUT

The Charger's OUT terminal provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT terminal is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

## 8.4.4 ISET

An external resistor is used to Program the Output Current (50 to 800 mA) and can be used as a current monitor.

 $R_{ISET} = K_{ISET} / I_{OUT}$ 

where

- I<sub>OUT</sub> is the desired fast charge current;
- K<sub>ISET</sub> is a gain factor found in the electrical specification

(1)

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 1 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15 A.



The ISET resistor is short protected and will detect a resistance lower than  $\neq$ 340  $\Omega$ . The detection requires at least 80mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05 A and 1.4 A and is independent of the ISET short detection circuitry, as shown in Figure 8. Also, see Figure 23 and Figure 24.




Figure 8. Programmed/Clamped Out Current

#### 8.4.5 TS

The TS function is designed to follow the temperature sensing standard for Li-Ion and Li-Pol batteries. There are two thresholds, 45°C and 0°C. Normal operation occurs between 0°C and 45°C.

The TS feature is implemented using an internal 50 $\mu$ A current source to bias the thermistor (designed for use with a 10k NTC  $\beta$  = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS terminal to V<sub>SS</sub>. If this feature is not needed, a fixed 10k $\Omega$  can be placed between TS and V<sub>SS</sub> to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS terminal low to disable charge.

The TS terminal has two additional features, when the TS terminal is pulled low or floated/driven high. A low disables charge (similar to a high on the BAT\_EN feature) and a high puts the charger in TTDM.

Above 45°C or below 0°C the charge is disabled. Once the thermistor reaches  $\neq$ -10°C the TS current folds back to keep a cold thermistor (between -10°C and -50°C) from placing the IC in the TTDM mode. If the TS terminal is pulled low into disable mode, the current is reduce to  $\neq$ 30µA, see Figure 6. Since the I<sub>TS</sub> curent is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k NTC (at 25°C).

#### 8.4.6 Termination and Timer Disable Mode (TTDM) - TS Terminal High

The battery charger is in TTDM when the TS terminal goes high from removing the thermistor (removing battery pack/floating the TS terminal) or by pulling the TS terminal up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the CHG terminal will go to its high impedance state if not already there. If a battery is detected the CHG terminal does not change states until the current tapers to the termination threshold, where the CHG terminal goes to its high impedance state if not already twill remain on).

The charging profile does not change (still has pre-charge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.



When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and  $V_{SS}$  to disable TTDM. This keeps the current source from driving the TS terminal into TTDM. This creates  $\neq 0.1^{\circ}C$  error at hot and a  $\neq 3^{\circ}C$  error at cold.

### 8.4.7 Timers

The pre-charge timer is set to 30 minutes. The pre-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG terminal goes high impedance if not already in that state. The fast charge timer is reset by disabling the IC, cycling power or going into and out of TTDM.

#### 8.4.8 Termination

Once the OUT terminal goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold (10% of the fast charge current), the CHG terminal goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS terminal is driven high and the charge enters TTDM. If the battery was removed and the TS terminal is held in the active region, then the battery detect routine will continue until a battery is inserted.

#### 8.4.9 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT terminal at a useable voltage. Whenever the battery is missing the CHG terminal should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power-up, if battery voltage is greater than  $V_{RCH}$  threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM, or has a TS fault. See Figure 9 for the Battery Detect Flow Diagram.

#### 8.4.10 Refresh Threshold


After termination, if the OUT terminal voltage drops to V<sub>RCH</sub> (100mV below regulation) then a new charge is initiated, but the CHG terminal remains at a high impedance (off).

#### 8.4.11 Starting a Charge on a Full Battery

The termination threshold is raised by ≉14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.

TEXAS INSTRUMENTS

www.ti.com







## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The bq21040 device is a highly integrated Li-Ion and Li-Pol linear charger device targeted at space-limited portable applications. The device operates from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters. This device has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

## 9.2 Typical Application



 $I_{OUT FAST CHG} = 540 \text{mA}; I_{OUT PRE CHG} = 108 \text{mA}; I_{OUT TERM} = 54 \text{mA}$ 

Copyright © 2016, Texas Instruments Incorporated

Figure 10. Typical Application Circuit

## 9.2.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I<sub>OUT-FC</sub> = 540 mA; ISET-terminal 2
- Termination Current Threshold: %IOUT-FC = 10% of Fast Charge or about 54mA
- Pre-Charge Current by default is twice the termination Current or about 108mA
- TS Battery Temperature Sense = 10k NTC (103AT)



## **Typical Application (continued)**

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Calculations

#### 9.2.2.1.1 Program the Fast Charge Current, ISET:

$$\mathsf{R}_{\mathsf{ISET}} = [\mathsf{K}_{(\mathsf{ISET})} / \mathsf{I}_{(\mathsf{OUT})}]$$

From the *Electrical Characteristics* table:

- K<sub>(SET)</sub> = 540AΩ
- R<sub>ISET</sub> = [540AΩ/0.54A] = 1.0 kΩ

Selecting the closest standard value, use a 1.0 k $\Omega$  resistor between ISET (terminal 16) and Vss.

#### 9.2.2.1.2 Pre-Charge and Termination Current Thresholds, ITERM, and PRE-CHG

$TERM = I_{(OUT)} \times 10\% I_{OUT-FC}$	(3)
$TERM = 540mA \times 10\% = 54mA$	(4)
One can calculate the pre-charge current by using 20% of the fast charge current (factor of 2 difference).	
$PRE-Charge = I_{(OUT)} \times 20\% I_{OUT-FC}$	(5)
PRE-Charge = 540mA × 20% = 108mA	(6)

#### 9.2.2.1.3 TS Function

Use a 10k NTC thermistor in the battery pack (103AT).

To Disable the temp sense function, use a fixed 10k resistor between the TS (terminal 1) and Vss.

### 9.2.2.1.4 CHG

**LED Status:** connect a 1.5k $\Omega$  resistor in series with a LED between the OUT terminal and the  $\overline{CHG}$  terminal.

**Processor Monitoring:** Connect a pull-up resistor between the processor's power rail and the CHG terminal.

#### 9.2.2.2 Selecting In and Out Terminal Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power terminal, input and output terminals. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

#### www.ti.com


(2)



## **Typical Application (continued)**


## 9.2.3 Application Curves

SETUP: bq21040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)






## Typical Application (continued)





## **Typical Application (continued)**





## **10** Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the bq21040 IN and GND terminals, a larger capacitor is recommended.

## 11 Layout

### 11.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq21040, with short trace runs to both IN, OUT, and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN terminal and from the OUT terminal must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq21040 is packaged in a thermally-enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10mil vias in the power pad of the IC and close enough to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8mil thick) copper on top and bottom, and is a good example of optimal thermal performance.

## 11.2 Layout Example




Figure 29. Board Layout



### **11.3 Thermal Considerations**

The bq21040 is packaged in a thermally-enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS terminal. The most common measure of package thermal performance is thermal impedance ( $R_{\theta,JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\psi_{JT}$  is:

 $\psi_{JT} = (T_J - T) / P$ 

where

- T<sub>J</sub> = Chip junction temperature
- P = Device power dissipation
- T = Case temperature

Factors that can influence the measurement and calculation of  $\psi_{JT}$  include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to  $\neq$ 3.4V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}$$

(8)

(7)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

#### 11.3.1 Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a 10 $\mu$ A leakage current (750 mAHr / 0.010 mA = 75000 hours), it would take 75k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the 10 $\mu$ A leakage would be considered negligible.

#### TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ21040DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 125	130E	Samples
BQ21040DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 125	130E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ21040DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
BQ21040DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Apr-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ21040DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
BQ21040DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0


# **DBV0006A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated