# BQ25751: Standalone/I<sup>2</sup>C Controlled, 70V Bidirectional Buck-Boost Lead Acid Battery **Charge Controller with Direct Power Path Control**

#### 1 Features

- Wide input voltage operating range: 4.4V to 70V
- Wide battery voltage operating range: up-to 70V
  - 6V up-to 48V lead-acid charging profile with bulk, absorb and float voltage charging phases
  - Charge voltage temperature compensation
- Synchronous buck charge controller with NFET drivers
  - Adjustable switching frequency from 200kHz to 600kHz
  - Optional synchronization to external clock
  - Integrated loop compensation with soft start
  - Optional gate driver supply input for optimized efficiency
- Bidirectional converter operation (Reverse Mode) supporting USB-PD Extended Power Range (EPR)
  - Adjustable input voltage (VAC) regulation from 3.3V to 65V with 20mV/step
  - Adjustable input current regulation (R<sub>AC SNS</sub>) from 400mA to 20A with 50mA/step using 2mΩ resistor
- Direct power path management for highest efficiency to power system
  - System power selection from adapter or battery
  - Dynamic power management
  - All N-channel FET drivers
- High accuracy
  - ±0.5% charge voltage regulation
  - ±3% charge current regulation
  - ±3% input current regulation
- I<sup>2</sup>C controlled for optimal system performance with resistor-programmable option
  - Hardware adjustable input and output current
- Integrated 16-bit ADC for voltage, current, and temperature monitoring
- Low battery quiescent current
- High safety integration
  - Adjustable input overvoltage and undervoltage protection
  - Battery Overvoltage and overcurrent protection
  - Charging safety timer in CV Mode
  - Thermal shutdown
- Status outputs
  - Adapter present status (PG)
  - Charger Operation status
- Package
  - 36-pin 6mm × 5mm QFN

## 2 Applications

- Fire alarm control panel
- Anesthesia delivery system
- Battery backup unit (BBU)
- Elevator main control panel
- Emergency power supply
- **HVAC** gateway
- Intrusion control panel

## 3 Description


The BQ25751 is a wide input voltage, switched-mode buck-boost battery charge controller with direct power path control. The device offers high-efficiency battery charging over a wide voltage range with bulk, float and absorption charging for lead-acid batteries. The device integrates all the loop compensation for the buck-boost converter, thereby providing a high density solution with ease of use.

Besides the I<sup>2</sup>C host-controlled charging mode, the device also supports standalone charging mode via resistor programmable limits. Input current, charge current and charge voltage regulation targets can be set via the ILIM HIZ, ICHG and FB pins, respectively.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM)
BQ25751	RRV (VQFN 36)	6.0mm x 5.0mm	6.0mm x 5.0mm

- For all available packages, see Section 13.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



## **Table of Contents**

1 Features	13477	8.1 Application Information	57 66 67 68 70 70
6.2 ESD Ratings	<del>7</del>	11.1 Device Support	70
6.3 Recommended Operating Conditions	7		
6.4 Thermal Information	8	11.3 Support Resources	. 70
6.5 Electrical Characteristics	9	11.4 Trademarks	70
6.6 Timing Requirements	14	11.5 Electrostatic Discharge Caution	70
6.7 Typical Characteristics (BQ25751)	15	11.6 Glossary	70
7 Detailed Description	18	12 Revision History	70
7.1 Overview	18	13 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	19	Information	71
7.3 Feature Description	20	13.1 Packaging Information	72
7.4 Device Functional Modes	34	13.2 Tape and Reel Information	73
7.5 BQ25751 Registers	36	13.3 Mechanical Data	75
8 Application and Implementation	57		



## **4 Device Comparison**

PART NUMBER	BQ25856-Q1	BQ25756	BQ25750	BQ25751
Key Feature	Li-Ion, LFP, DRSS introduced, increased TSHUT → 150 C, automotive qualified	Li-lon, LFP	Li-Ion, LFP	Lead Acid
Charger Topology	Buck-Boost	Buck-Boost	Buck-Boost	Buck-Boost
Power Topology	Non Power-Path	Non Power-Path	Power-Path	Power-Path
I <sup>2</sup> C Address	0X6B	0X6B	0X6B	0X6B
Default Charge Profile	Li-lon (trickle, precharge, CC, CV)	Li-lon (trickle, precharge, CC, CV)	Li-lon (trickle, precharge, CC, CV)	Pb-Acid (CC, CV- Absorb, CV-Float)
Configuration	I <sup>2</sup> C + Standalone	I <sup>2</sup> C + Standalone	I <sup>2</sup> C + Standalone	I <sup>2</sup> C + Standalone
Operating VIN	4.4V → 70V	4.4V → 70V	4.4V → 70V	4.4V → 70V
Pin Count	36	36	36	36
Package	5X6 QFN	5X6 QFN	5X6 QFN	5X6 QFN
TS Pin Function	JEITA profile	JEITA profile	JEITA profile	CV voltage change with -2mV/°C temp. co. at FB pin



# **5 Pin Configuration and Functions**




Figure 5-1. BQ25751, RRV Package 36-Pin VQFN Top View

**Table 5-1. Pin Functions** 

PIN	I/O		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
SCL	1	1	I <sup>2</sup> C Interface Clock – Connect SCL to the logic rail through a 10-kΩ resistor.		
SDA	2	Ю	I²C Interface Data – Connect SDA to the logic rail through a 10-kΩ resistor.		
INT	3	0	<b>Open Drain Interrupt Output –</b> Connect the $\overline{\text{INT}}$ pin to a logic rail via 10-kΩ resistor. The $\overline{\text{INT}}$ pin sends an active low, 256-μs pulse to host to report the charger device status and faults.		
STAT1	4	0	<b>Open Drain Charge Status 1 Output –</b> STAT1 and STAT2 indicate various charger operations, see Table 7-5. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT1_ON bit.		
STAT2	5	0	<b>Open Drain Charge Status 2 Output –</b> STAT1 and STAT2 indicate various charger operations, see Table 7-5. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT2_ON bit.		
PG	6	0	Open Drain Active Low Power Good Indicator – Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if VAC is within the programmed ACUV / ACOV operating window. The PG pin function can be disabled when DIS_PG_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT3_ON bit.		
CE	7	Open Drain Charge Status 2 Output – STAT1 and STAT2 indicate various charger operations, see  Table 7-5. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT2_ON bit.  Open Drain Active Low Power Good Indicator – Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if VAC is within the programmed ACUV / ACOV operating window. The PG pin function can be disabled when DIS_PG_PIN bit is set to 1. When disabled, this pin can be use			



## **Table 5-1. Pin Functions (continued)**

PIN	Table 5-1. Pin Functions (continued)						
NAME	NO.	I/O	DESCRIPTION				
TS	8	ı	<b>Temperature Qualification Voltage Input</b> – Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to PGND. Charge suspends when TS pin voltage is out of range. Recommend 103AT-2 10-k $\Omega$ thermistor.				
ICHG	9	I	Charge Current Limit Setting – ICHG pin sets the maximum charge current, and can be used to monitor the charge current. A programming resistor to PGND is used to set the charge current limit as $I_{CHG} = K_{ICHG} / R_{ICHG}$ . When the device is under charge current regulation, the voltage at ICHG pin is $V_{REF\_ICHG}$ . When ICHG pin voltage is less than $V_{REF\_ICHG}$ , the actual charge current can be calculated as: IBAT = $K_{ICHG} \times V_{ICHG} / (R_{ICHG} \times V_{REF\_ICHG})$ . The actual charge current limit is the lower of the limits set by ICHG pin or the ICHG_REG register bits. This pin function can be disabled when EN_ICHG_PIN bit is 0. If ICHG pin is not used, this pin should be pulled to PGND, do not leave floating.				
ILIM_HIZ	10	1	Input Current Limit Setting and HIZ Mode Control Pin – ILIM_HIZ pin sets the maximum input current limit, can be used to monitor the input current and can be pulled HIGH to force device into HIZ mode. A programming resistor to PGND is used to set the input current limit as $I_{\text{LIM}} = K_{\text{ILIM}} / R_{\text{ILIM}}$ . When the device is under input current regulation, the voltage at ILIM_HIZ pin is $V_{\text{REF\_ILIM}}$ . When ILIM_HIZ pin voltage is less than $V_{\text{REF\_ILIM}}$ , the actual input current can be calculated as: IAC = $K_{\text{ILIM}} \times V_{\text{ILIM}} / (R_{\text{ILIM}} \times V_{\text{REF\_ILIM}})$ . The actual input current limit is the lower of the limits set by ILIM_HIZ pin or the IAC_DPM register bits. This pin function can be disabled when EN_ILIM_HIZ_PIN bit is 0. If ILIM_HIZ pin is not used, this pin should be pulled to PGND, do not leave floating.				
FBG	11	ı	Voltage Feedback Divider Return – Connect to the bottom of battery feedback resistor. When charging, this pin is driven to PGND internally. When input voltage is outside of the ACUV / ACOV operating window, this pin is high-impedance, minimizing battery leakage current.				
FB	12	I	Charge Voltage Analog Feedback Adjustment – Connect the output of a resistive voltage divider from the battery terminals to this node to adjust the output battery regulation voltage.				
SRN	13	I	rge Current-Sense Resistor, Negative Input – A 0.47-μF ceramic capacitor is placed from SRN to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the SR to PGND for common-mode filtering.  rge Current-Sense Resistor, Positive Input – A 0.47-μF ceramic capacitor is placed from SRN				
SRP	14	1	<b>Charge Current-Sense Resistor, Positive Input</b> – A 0.47-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering.				
BATDRV	15	0	Charge Current-Sense Resistor, Positive Input – A 0.47-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering.  N-Channel Battery FET Gate Drive – Connect directly to the BATFET gate. Pin drives the gate with 10 V relative to BATSRC to turn on BATFET when the input voltage is outside of the ACUV / ACOV operating window. An optional capacitor from BATDRV to BATSRC can be used to slow down the tur on transition.				
BATSRC	16	I	N-Channel Battery FET Source – Connect directly to the BATFET common source.				
MODE	17	I	Tie this pin directly to PGND.				
SW2	18	Р	Boost Side Half Bridge Switching Node – Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2.				
HIDRV2	19	0	Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate.				
BTST2	20	Р	Boost Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver.				
LODRV2	21	0	Boost Side Low-Side Gate Driver – Connect to the boost low-side N-channel MOSFET gate.				
PGND	22	Р	Power Ground Return – The high current ground connection for the low-side gate drivers.				
DRV_SUP	23	Р	Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See Section 7.3.3.2 for more details.				
REGN	24	Р	Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See Section 7.3.3.2 for more details.				
LODRV1	25	0	Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate.				
BTST1	26	Р	Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver.				



## **Table 5-1. Pin Functions (continued)**

PIN		I/O	DECORPORTION	
NAME	NAME NO.		DESCRIPTION	
HIDRV1	27	0	Buck Side High-Side Gate Driver - Connect to the buck high-side N-channel MOSFET gate.	
SW1	28	Р	Buck Side Half Bridge Switching Node – Connect to the source of buck HS FET and the drain of buck LS FET. Connect the inductor between SW1 and SW2.	
ACN	29	I	Adapter Current-Sense Resistor, Negative Input – A 0.47-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the ACN pin to PGND for common-mode filtering.	
ACP	30	1	Adapter Current-Sense Resistor, Positive Input – A 0.47-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the ACP pin to PGND for common-mode filtering	
ACDRV	31	0	N-Channel Input FET Gate Drive – Connect directly to the back-to-back input FETs (ACFETs) gates. Pin drives the gate with 10V to turn on ACFETs when the input voltage is inside of the ACUV / ACOV operating window. If input voltage is outside the valid operating window, this pin pulls to PGND to turn off the FETs. Connect a 15-V Zener diode from ACDRV to the common source of the ACFETs.	
SYS	32	I	ystem voltage sense point – Sense point for system voltage. If VAC is outside of the ACUV / A berating window, the BATFET will only turn on once the SYS voltage falls below battery voltage leal-diode turn on). When Reverse Mode is enabled, this pin voltage is regulated to VSYS_REV	
VAC	33	Р	Input Voltage Detection and Power – VAC is the input bias to power the IC. Connect a 1-μF capacitor from pin to PGND.	
ACUV	34	I	AC Undervoltage Comparator Input – Connect a resistor divider from VAC to PGND to program the undervoltage protection. When this pin falls below $V_{REF\_ACUV}$ , the device stops charging, disables the ACFETs and enables the BATFET. The hardware limit for input voltage regulation reference is $V_{ACUV\_DPM}$ . The actual input voltage regulation is the higher of the pin-programmed value and the VAC_DPM register value. If ACUV programming is not used, pull this pin to VAC, do not leave floating.	
ACOV	35	I	<b>AC Overvoltage Comparator Input –</b> Connect a resistor divider from VAC to PGND to program the overvoltage protection. When this pin rises above V <sub>REF_ACOV</sub> , the device stops charging, disables the ACFETs and enables the BATFET. If ACOV programming is not used, pull this pin to PGND, do not leave floating.	
FSW_SYNC	36	I	Switching Frequency and Synchronization Input – An external resistor is connected to the FSW_SYNC pin and PGND to set the nominal switching frequency. This pin can also be used to synchronize the PWM controller to an external clock with 200-kHz to 600-kHz frequency.	
Thermal Pad	37	Р	<b>Exposed pad beneath the IC –</b> Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.	



## **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	VAC, ACUV, ACOV, ACP, ACN, SYS, ACDRV, BATDRV, BATSRC, SRP, SRN, FB, FBG	-0.3	85	V
Voltage	SW1, SW2	-2	85	V
Voltage	PG	-0.3	40	V
Voltage	BATDRV with respect to BATSRC	-0.3	12	V
Voltage	BTST1, HIDRV1 with respect to SW1	-0.3	14	V
Voltage	BTST2, HIDRV2 with respect to SW2	-0.3	14	V
Voltage	ACP with respect to ACN, SRP with respect to SRN	-0.3	0.3	V
Voltage	CE, FSW_SYNC, ICHG, ILIM_HIZ, INT, REGN, SCL, SDA, MODE, STAT1, STAT2, TS	-0.3	6	V
Output Sink Current	CE, PG, STAT1, STAT2		5	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V(ESD)	Electrostatic discriarge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>		V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>AC</sub>	Input voltage	4.4		70	V
V <sub>BAT</sub>	Battery voltage	0		70	V
V <sub>DRV_SUP</sub>	DRV_SUP pin direct drive voltage range	4.0		12	V
F <sub>SW</sub>	Switching Frequency	200		600	kHz
TJ	Junction temperature	-40		125	°C
T <sub>A</sub>	Ambient temperature	-40		105	°C
C <sub>VAC</sub>	VAC capacitor	1			μF
C <sub>IN</sub>	Buck-boost input capacitance (minimum value after derating)	160			μF
C <sub>OUT</sub>	Buck-boost output capacitance (minimum value after derating)	160			μF
C <sub>REGN</sub>	REGN capacitor (nominal value before derating)	4.7			μF
C <sub>DRV_SUP</sub>	DRV_SUP capacitor (nominal value before derating)	4.7			μF
L	Switched Inductor	2.2		15	μH
R <sub>DCR</sub>	Inductor DC resistance	1.75		60	mΩ
R <sub>AC_SNS</sub>	Input current sense resistor	0(1)	2	10	mΩ

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



## 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
R <sub>BAT_SNS</sub>	Battery current sense resistor		5		mΩ
R <sub>ICHG</sub>	ICHG programming pulldown resistor	0.0(2)		100	kΩ
R <sub>ILIM_HIZ</sub>	ILIM_HIZ programming pulldown resistor	0.0(3)		50	kΩ

- (1) When  $R_{AC\ SNS}$  is  $0m\Omega$ , input current limit function is disabled
- (2) When R<sub>ICHG</sub> is pulled to GND, the hardware charge current limit is disabled, actual charge current is controlled by the ICHG\_REG register setting
- (3) When R<sub>ILIM\_HIZ</sub> is pulled to GND, the hardware input current limit is disabled, actual input current is controlled by the IAC\_DPM register setting

#### **6.4 Thermal Information**

		BQ25751	
	THERMAL METRIC <sup>(1)</sup>	RRV	UNIT
		36 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	29.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	18.8	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	9.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	9.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.5 Electrical Characteristics**

VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J$  = -40°C to +125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

·	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENTS					
QUILUULIN UUN	Shutdown battery current with	V <sub>BAT</sub> = 28V, VAC = 0V, ADC_EN = 0,				
I <sub>SD_BAT</sub>	BATFET off (I <sub>SRN</sub> + I <sub>SRP</sub> )	FORCE_BATFET_OFF = 1, T <sub>J</sub> < 105 °C		10		μA
l	Quiescent battery current with	V <sub>BAT</sub> = 28V, VAC = 0V, ADC_EN = 0, T <sub>J</sub> < 105 °C		17		μA
I <sub>Q_BAT</sub>	BATFET on (I <sub>SRN</sub> + I <sub>SRP</sub> )	V <sub>BAT</sub> = 28V, VAC = 0V, ADC_EN = 1, T <sub>J</sub> < 105 °C		500	700	μA
I <sub>HIZ_VAC</sub>	HIZ input current (I <sub>VAC</sub> )	EN_HIZ = 1		10	30	μA
I <sub>Q VAC</sub>	Quiescent input current (I <sub>VAC</sub> )	Not switching		0.75	1	mA
I <sub>Q_REV</sub>	Quiescent battery current in Reverse mode (I <sub>SRN</sub> + I <sub>SRP</sub> )	Not switching		0.75	1	mA
VAC / BAT POWE	R UP					
V <sub>VAC_OP</sub>	VAC operating range		4.4		70	V
V <sub>VAC_OK</sub>	VAC converter enable threshold	VAC rising, no battery	4.4			V
V <sub>VAC_OKZ</sub>	VAC converter disable threshold	VAC falling, no battery			3.5	V
V <sub>REF_ACUV</sub>	ACUV comparator threshold to enter VAC_UVP	V <sub>ACUV</sub> falling	1.095	1.1	1.106	V
V <sub>REF_ACUV_HYS</sub>	ACUV comparator threshold hysteresis	V <sub>ACUV</sub> rising		50		mV
V <sub>VAC_INT_OV</sub>	VAC internal threshold to enter VAC_OVP	IN rising	72	74	76	V
V <sub>VAC_INT_OVZ</sub>	VAC internal thresholds to exit VAC_OVP	IN falling	69	71	73	٧
V <sub>REF_ACOV</sub>	ACOV comparator threshold to enter VAC_OVP	V <sub>ACOV</sub> rising	1.184	1.2	1.206	٧
V <sub>REF_ACOV_HYS</sub>	ACOV comparator threshold hysteresis	V <sub>ACOV</sub> falling		50		mV
V <sub>SRN_OK</sub>	Battery voltage to enable BATFET	V <sub>SRN</sub> rising, no input			3.1	V
V <sub>SRN_OKZ</sub>	Battery voltage to disable BATFET	- V <sub>SRN</sub> falling, no input	2.15		2.65	V
CHARGE VOLTA	GE REGULATION		-			
V <sub>VFB_RANGE</sub>	Feedback voltage range		1.504		1.566	V
V <sub>VFB_NOM</sub>	Nominal feedback voltage	VFB_REG = 0x10		1.536		V
		T <sub>J</sub> = 0°C to 85°C	-0.5		0.5	%
V <sub>VFB_ACC</sub>	Feedback voltage regulation accuracy	T <sub>J</sub> = -40°C to 125°C	-0.7		0.7	%
.,		Offset above V <sub>FB_REG</sub> , VBAT_ABSORB[2:0] = 3		140		mV
V <sub>V</sub> FB_ABSORB	Absorb phase charging voltage	Offset above V <sub>FB_REG</sub> , VBAT_ABSORB[2:0] = 1		84		mV
R <sub>FBG</sub>	FBG resistance to PGND	I <sub>FBG</sub> = 1mA		33	55	Ω
FAST CHARGEC	URRENT REGULATION	'				
I <sub>CHG_REG_RANGE</sub>	Charge current regulation range		0.4		20	Α
		$R_{BAT\_SNS} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		15		Α
		ICHG_REG = 0x012C	-3		3	%
lava ana see	I <sup>2</sup> C setting charge current regulation	$R_{BAT SNS} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		5		Α
ICHG_REG_ACC	accuracy	ICHG_REG = 0x0064	-3		3	%
		$R_{BAT\_SNS} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		2		Α
		ICHG_REG = 0x0028	-5		5	%



VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J$  = -40°C to +125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
K <sub>ICHG</sub>	Hardware charge current limit set factor (Amperes of charge current per kΩ on ICHG pin)	$R_{BAT\_SNS}$ = 5m $\Omega$ , $R_{ICHG}$ = 10k $\Omega$ , 5k $\Omega$ , and 3.33k $\Omega$	48	50	52	A x kΩ
V <sub>REF_ICHG</sub>	ICHG pin voltage when ICHG pin is in regulation			2.0		V
PRE-CHARGE CU	RRENT REGULATION					
CHARGE TERMIN	ATION					-
I <sub>TERM_RANGE</sub>	Termination current range	$V_{FB} = V_{VFB\_REG}$	0.25		10	Α
		$R_{BAT SNS} = 5m\Omega$ , VBAT = 12V, 36V,		1.5		Α
		55V TITERM = 0x001E	-7		7	%
l	Termination current accuracy	$R_{BAT\_SNS} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		0.50		Α
ITERM_ACC	lemination current accuracy	ITERM = 0x000A	-20		20	%
		$R_{BAT\_SNS} = 5m\Omega$ , VBAT = 12V, 36V, 55V.		0.250		Α
		ITERM = 0x0005	-50		50	%
BATTERY VOLTA	GE COMPARATORS					
INPUT CURRENT	REGULATION					
		$R_{AC\_SNS} = 2m\Omega$ , IAC_DPM = 0x00A0		20		Α
			-3		3	%
l	I <sup>2</sup> C setting input current regulation	$R_{AC~SNS} = 2m\Omega$ , IAC_DPM = 0x0050		10		Α
IREG_DPM_ACC	accuracy in forward mode	TAC_SNS - 211122, IAO_D1 W - 0X0000	-4		4	%
		$R_{AC~SNS} = 2m\Omega$ , IAC_DPM = 0x0028		5		Α
		TAC_SNS - 211122, IAO_DI W - 0X0020	-7		7	%
K <sub>ILIM</sub>	Hardware input current limit set factor (Amperes of input current per $k\Omega$ on ILIM_HIZ pin)	$R_{AC\_SNS}$ = 2m $\Omega,~R_{ILIM}$ = 5k $\Omega,~2.5k\Omega,~and~1.67k\Omega$	48	50	52	A x kΩ
V <sub>REF_ILIM_HIZ</sub>	ILIM_HIZ pin voltage when ILIM_HIZ pin is in regulation			2.0		٧
V <sub>IH_ILIM_HIZ</sub>	ILIM_HIZ input high threshold to enter HIZ mode	V <sub>ILIM_HIZ</sub> rising	3.7			V
INPUT VOLTAGE	REGULATION					
V <sub>VREG_DPM_RANGE</sub>	Input voltage DPM regulation range		4.4		65	V
V	I <sup>2</sup> C setting input voltage regulation	VAC DPM = 0x076C		38		V
V <sub>VREG_DPM_ACC</sub>	accuracy	VAC_DI IVI = 0x0700	-2		2	%
		VAC_DPM = 0x04E2		25		V
V	I <sup>2</sup> C setting input voltage regulation	VAC_DI IVI = 0x04L2	-2		2	%
V <sub>VREG_DPM_ACC</sub>	accuracy in forward mode	VAC_DPM = 0x03B6		19		V
		VAO_BI IVI = 0X00B0	-2		2	%
V <sub>ACUV_DPM</sub>	ACUV pin voltage when in VDPM regulation		1.198	1.210	1.222	V
REVERSE MODE	VOLTAGE REGULATION					
V <sub>REV_RANGE</sub>	SYS Voltage regulation range in Reverse mode		3.3		65	V
		VSVS PEV - 0-0060		48		V
V	Voltage regulation accuracy in	VSYS_REV = 0x0960	-2		2	%
V <sub>REV_ACC</sub>	Reverse mode	VSYS_REV = 0x0578		28		V
			-2		2	%



VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V6V6 BEV = 0x02EE		15		V
.,	VAC Voltage regulation accuracy in	VSYS_REV = 0x02EE	-2		2	%
V <sub>REV_ACC</sub>	Reverse mode	VSVS BEV = 0×00EA		5	V	
		VSYS_REV = 0x00FA	-2		2	%
REVERSE MODE	CURRENT REGULATION					
		$R_{AC~SNS} = 2m\Omega$ , IAC_REV = 0x00A0		20		Α
1	Input current regulation accuracy in	RAC_SNS - 21112, IAC_REV - 0000A0	-3.5	-	3.5	%
IREV_ACC	Reverse mode	$R_{AC~SNS} = 2m\Omega$ , IAC_REV = 0x0028		5		Α
		TAC_SNS - 211122, IAC_INEV - 0X0020	-5.5		5.5	%
CHARGE MODE	BATTERY-PACK NTC MONITOR					
V <sub>T1_RISE</sub>	TS pin voltage rising T1 threshold, charge suspended above this voltage.	As Percentage to REGN, TS_T1=0°C w/ 103AT	72.75	73.25	73.85	%
V <sub>T1_FALL</sub>	TS pin voltage falling T1 threshold, charge re-enabled below this voltage.	As Percentage to REGN, TS_T1=0°C w/ 103AT	71.5	72	72.5	%
V <sub>T5_FALL</sub>	TS pin voltage falling T5 threshold, charge suspended below this voltage	As Percentage to REGN, TS_T5=60°C w/ 103AT	33.875	34.375	34.875	%
V <sub>T5_RISE</sub>	TS pin voltage rising T5 threshold. Charge back to ICHG and reduced V <sub>FB_REG</sub> above this voltage.	As Percentage to REGN, TS_T5=60°C w/ 103AT	35	35.5	36	%
REVERSE MODE	BATTERY-PACK NTC MONITOR					
V <sub>BCOLD_RISE</sub>	TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage	As Percentage to REGN (BCOLD = -20°C w/ 103AT)	79.45	80.0	80.55	%
V <sub>BCOLD_RISE</sub>	TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage	As Percentage to REGN (BCOLD = -10°C w/ 103AT)	76.65	77.15	77.65	%
V <sub>BCOLD_FALL</sub>	TCOLD comparator falling threshold.	As Percentage to REGN (-20°C w/ 103AT)	78.2	78.7	79.2	%
V <sub>BCOLD_FALL</sub>	TCOLD comparator falling threshold.	As Percentage to REGN (-10°C w/ 103AT)	75.5	75.6	76.5	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT = 55°C w/ 103AT)	37.2	37.7	38.2	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT = 60°C w/ 103AT)	33.875	34.375	34.875	%
V <sub>BHOT_FALL</sub>	TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage	As Percentage to REGN, (BHOT 65°C w/ 103AT)	30.75	31.25	31.75	%
V <sub>BHOT_RISE</sub>	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT = 55°C w/ 103AT)	38.5	39.0	39.95	%
V <sub>BHOT_RISE</sub>	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT = 60°C w/ 103AT)	35	35.5	36	%
V <sub>BHOT_RISE</sub>	TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage	As Percentage to REGN, (BHOT 65°C w/ 103AT)	32.0	32.5	33.0	%
BATTERY CHAR	GER PROTECTION					
V <sub>BAT_ABSORB_OV</sub>	Battery overvoltage threshold for Lead Acid Charging (SPEC only)	V <sub>FB</sub> rising, as percentage of V <sub>FB_REG</sub> + VBAT_ABSORB. EN_3_STAGE_CHARGE = 1, absorb charge stage		113		%



VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J$  = -40°C to +125°C, and  $T_J$  = 25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BAT_ABSORB_OVZ</sub>	Battery overvoltage falling threshold for Lead Acid Charging (SPEC only)	V <sub>FB</sub> falling, as percentage of V <sub>FB_REG</sub> + VBAT_ABSORB. EN_3_STAGE_CHARGE = 1, absorb charge stage		111		%
V <sub>BAT_FLOAT_OV</sub>	Battery overvoltage threshold for Lead Acid Charging (SPEC only)	V <sub>FB</sub> rising, as percentage of V <sub>FB_REG.</sub> EN_3_STAGE_CHARGE = 1, float charge stage		113		%
V <sub>BAT_FLOAT_OVZ</sub>	Battery overvoltage falling threshold for Lead Acid Charging (SPEC only)	V <sub>FB</sub> falling, as percentage of V <sub>FB_REG.</sub> EN_3_STAGE_CHARGE = 1, float charge stage		111		%
V <sub>ICHG_OC</sub>	Battery charge over-current threshold	V <sub>SRP</sub> - V <sub>SRN</sub> rising	120		170	mV
THERMAL SHUTE	OOWN					
<b>-</b>	Thermal shutdown rising threshold	Temperature increasing		150		°C
T <sub>SHUT</sub>	Thermal shutdown falling threshold	Temperature decreasing		135		°C
REGN REGULATO	OR AND GATE DRIVE SUPPLY (DRV_S	SUP)				
.,	DECAUDO 4 4 11	IREGN = 20mA	4.8	5	5.2	V
$V_{REGN}$	REGN LDO output voltage	VAC = 5V, IREGN = 20mA	4.35	4.6		V
I <sub>REGN</sub>	REGN LDO current limit	VREGN = 4.5V	70			mA
V <sub>REGN_OK</sub>	REGN OK threshold to allow switching	REGN rising		3.55		V
V <sub>DRV_UVPZ</sub>	DRV_SUP under-voltage threshold to allow switching	DRV_SUP rising			3.7	V
V <sub>DRV_OVP</sub>	DRV_SUP over-voltage threshold to disable switching	DRV_SUP rising	12.8	13.2	13.6	V
POWER-PATH MA	NAGER					
V <sub>ACDRV_REG</sub>	ACFET drive voltage	V <sub>ACDRV</sub> - V <sub>VAC</sub> , I <sub>ACDRV</sub> = 10μA		10		V
I <sub>ACDRV_ON</sub>	ACFET charge pump current limit	V <sub>ACDRV</sub> - V <sub>VAC</sub> = 5V		40		μA
I <sub>ACDRV_OFF</sub>	ACFET turnoff current		3			mA
V <sub>BATDRV_REG</sub>	BATFET drive voltage	$V_{BATDRV}$ - $V_{BATSRC}$ , VAC = 0V, $I_{BATDRV}$ = 10 $\mu$ A		10		V
I <sub>BATDRV_REG</sub>	BATFET charge pump current limit	V <sub>BATDRV</sub> - V <sub>BATSRC</sub> = 5V, VAC = 0V		40		μΑ
I <sub>BATDRV_OFF</sub>	BATFET turnoff current			400		μA
I <sub>AC_LOAD</sub>	VAC discharge load current		16			mA
I <sub>BAT_LOAD</sub>	Battery (SRP) discharge load current		16			mA
SWITCHING FRE	QUENCY AND SYNC					
£	Switching Fraguency	$R_{FSW\_SYNC} = 133k\Omega$	212	250	288	kHz
$f_{SW}$	Switching Frequency	$R_{FSW\_SYNC} = 50k\Omega$	425	500	575	kHz
V <sub>IH_SYNC</sub>	FSW_SYNC input high threshold		1.3			V
V <sub>IL_SYNC</sub>	FSW_SYNC input low threshold				0.4	V
PW <sub>SYNC</sub>	FSW_SYNC input pulse width		80			ns
PWM DRIVERS						
R <sub>HIDRV1_ON</sub>	Buck side high-side turnon resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		3.4		Ω
R <sub>HIDRV1_OFF</sub>	Buck side high-side turnoff resistance	V <sub>BTST1</sub> - V <sub>SW1</sub> = 5V		1.0		Ω
V <sub>BTST1_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	BTST1 falling, V <sub>BTST1</sub> - V <sub>SW1</sub> when low-side refresh pulse is requested	2.7	3.1	3.9	V
R <sub>LODRV1_ON</sub>	Buck side low-side turnon resistance	VREGN = 5V		3.4		Ω
R <sub>LODRV1_OFF</sub>	Buck side low-side turnoff resistance	VREGN = 5V		1.0		Ω
t <sub>DT1</sub>	Buck side dead time, both edges			45		ns
	<u> </u>					

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



VAC = ACP = ACN = SYS = SRP = SRN = 28V,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>HIDRV2_ON</sub>	Boost side high-side turnon resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		3.4		Ω
R <sub>HIDRV2_OFF</sub>	Boost side high-side turnoff resistance	V <sub>BTST2</sub> - V <sub>SW2</sub> = 5V		1.0		Ω
V <sub>BTST2_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	BTST2 falling, $V_{\text{BTST2}}$ - $V_{\text{SW2}}$ when low-side refresh pulse is requested	2.7	3.1	3.9	V
R <sub>LODRV2_ON</sub>	Boost side low-side turnon resistance	VREGN = 5V		3.4		Ω
R <sub>LODRV2_OFF</sub>	Boost side low-side turnoff resistance	VREGN = 5V		1.0		Ω
t <sub>DT2</sub>	Boost side dead time, both edges			45		ns
ANALOG-TO-DIG	GITAL CONVERTER (ADC)					
		ADC_SAMPLE[1:0] = 00		24		ms
t <sub>ADC CONV</sub>	Conversion-time, each measurement	ADC_SAMPLE[1:0] = 01		12		ms
_		ADC_SAMPLE[1:0] = 10		6		ms
		ADC_SAMPLE[1:0] = 00	14	15		bits
ADC <sub>RES</sub>	Effective resolution	ADC_SAMPLE[1:0] = 01	13	14		bits
		ADC_SAMPLE[1:0] = 10	12	13		bits
ADC MEASUREI	MENT RANGE AND LSB					
	Input current ADC reading (positive or	Range with 2mΩ R <sub>AC SNS</sub>	-50000		50000	mA
I <sub>AC_ADC</sub>	negative)	LSB with 2mΩ R <sub>AC SNS</sub>		2		mA
	Battery current ADC reading (positive	Range with 5mΩ R <sub>BAT SNS</sub>	-20000		20000	mA
I <sub>BAT_ADC</sub>	or negative)	LSB with 5mΩ R <sub>BAT SNS</sub>		2		mA
		Range	0		65534	mV
V <sub>AC_ADC</sub>	Input voltage ADC reading	LSB		2		mV
	- · · · · · · · · · · · · · · · · · · ·	Range	0		65534	mV
$V_{BAT\_ADC}$	Battery voltage ADC reading	LSB		2		mV
		Range	0		65534	mV
V <sub>SYS_ADC</sub>	System voltage ADC reading	LSB		2		mV
	TS voltage ADC reading, as	Range	0		99.9	%
TS <sub>ADC</sub>	percentage of REGN	LSB		0.098		%
		Range	0		2047	mV
$V_{FB\_ADC}$	FB voltage ADC reading	LSB		1		mV
I <sup>2</sup> C INTERFACE	(SCL, SDA)					
V <sub>IH</sub>	Input high threshold level		1.3			V
V <sub>IL</sub>	Input low threshold level				0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>IN_BIAS</sub>	High-level leakage current	Pull up rail 3.3V			1	μA
_	CE, PG , STAT1, STAT2)					· · · · · ·
V <sub>IH</sub>	Input high threshold level (CE)		1.3			V
V <sub>OL</sub>	Output low threshold level (CE, PG, STAT1, STAT2)	Sink current = 5mA			0.4	V
V <sub>IL</sub>	Input low threshold level (CE)				0.4	V
I <sub>OUT_BIAS</sub>	High-level leakage current (CE, PG, STAT1, STAT2)	Pull up rail 3.3V			1	μA




## **6.6 Timing Requirements**

		MIN	NOM	MAX	UNIT
VAC / BAT POWER U	P				
t <sub>ACOV_DGL</sub>	Enter ACOV deglitch time, ACOV rising		100		μs
t <sub>ACOVZ_DGL</sub>	Exit ACOV deglitch time, ACOV falling		12		ms
t <sub>ACUV_DGL</sub>	Enter ACUV deglitch time, ACUV falling		100		μs
t <sub>ACUVZ_DGL</sub>	Exit ACUV deglitch time, ACUV rising		12		ms
BATTERY CHARGER					
t <sub>TERM_DGL</sub>	Deglitch time for charge termination, V <sub>SRP</sub> - V <sub>SRN</sub> falling		220		ms
t <sub>TOPOFF</sub>	Top-off timer accuracy, TOPOFF_TMR = 30 min	25.5	30	34.5	min
t <sub>CV_TIMER</sub>	CV timer accuracy, CV_TMR = 10hr	8.5	10	11.5	hr
BATTERY-PACK NTC	MONITOR				
t <sub>TS_DGL</sub>	Deglitch time for TS threshold crossing		25		ms
MPPT TIMERS					
t <sub>FULL_SWEEP</sub>	Full Panel Sweep timer accuracy, FULL_SWEEP_TMR = 10 min	8.5	10	11.5	min
I <sup>2</sup> C INTERFACE					
f <sub>SCL</sub>	SCL clock frequency			1000	kHZ
DIGITAL CLOCK AND	) WATCHDOG			1	
t <sub>LP_WDT</sub>	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 1, WATCHDOG[1:0] = 160s)	100	160		S
$t_{WDT}$	I <sup>2</sup> C Watchdog reset time (EN_HIZ = 0, WATCHDOG[1:0] = 160s)	130	160		s



## 6.7 Typical Characteristics (BQ25751)

 $C_{VAC}$  = 160  $\mu$ F,  $C_{OUT}$ = 160  $\mu$ F,  $f_{SW}$  = 250 kHz, L = 10  $\mu$ H,  $T_A$  = 25°C (unless otherwise specified)






Figure 6-3. Charge Efficiency vs Charge Current (10s battery configuration)




Figure 6-2. Charge Efficiency vs Charge Current (7s battery configuration)




Figure 6-4. Charge Voltage Accuracy vs Temperature



## 6.7 Typical Characteristics (BQ25751) (continued)

 $C_{VAC}$  = 160  $\mu$ F,  $C_{OUT}$ = 160  $\mu$ F,  $f_{SW}$  = 250 kHz, L = 10  $\mu$ H,  $T_A$  = 25°C (unless otherwise specified)




Figure 6-9. Reverse Mode Efficiency (5s battery configuration)

Figure 6-10. Reverse Mode Efficiency (7s battery configuration)



## 6.7 Typical Characteristics (BQ25751) (continued)

 $C_{VAC}$  = 160  $\mu$ F,  $C_{OUT}$ = 160  $\mu$ F,  $f_{SW}$  = 250 kHz, L = 10  $\mu$ H,  $T_A$  = 25°C (unless otherwise specified)




Figure 6-11. Reverse Mode Efficiency (10s battery configuration)




Figure 6-12. Reverse Mode Output Voltage Accuracy vs VAC\_REV Setting



## 7 Detailed Description

#### 7.1 Overview

The BQ25751 is a wide input voltage, lead-acid switched-mode buck-boost battery charge controller with direct power path control. The device offers high-efficiency battery charging over a wide voltage range with accurate and programmable charge current and charge voltage regulation, in addition to automatic charge preconditioning, termination, and charge status indication. The device integrates all the loop compensation and 5-V gate drivers for the buck converter, thereby providing a high density solution with ease of use. The switching frequency of the device can be programmed or forced to follow an external clock frequency via the FSW\_SYNC pin. While switching under light-load the device offers an optional Pulse Frequency Modulation (PFM) mode to increase efficiency. The charger has a digital state machine that advances the charger's states as the converter analog feedback loops hand off control to each other. It also manages the fault protection comparators. The loops regulate and comparators compare against reference values in the I<sup>2</sup>C registers, unless clamped by external resistors.

For Lead Acid battery chemistry, the device checks battery voltage and charges the battery in three different phases accordingly: constant current (CC), constant voltage absorption charging (CV), and constant voltage float charging (CV). The transition from absorb charging phase to float charging phase occurs when either the charge current is below termination current limit, or the CV timer expires. After this transition, the device remains in the float charging phase indefinitely.

The input operating window is programmed via the ACUV and ACOV pins. When the input voltage is outside the programmed window, the device automatically stops the charger, transitions to power the system load from the battery, and the  $\overline{PG}$  pin pulls HIGH. In the absence of an input source, the device can power the system load from battery through BATFET or via reverse power flow, discharging the battery through the buck converter to generate a programmable, regulated voltage on system which is above or below the battery voltage.

The charger provides various safety features for battery charging and system operation, including battery temperature negative thermistor (NTC) monitoring, and over-voltage/over-current protections on battery and input. The thermal shutdown prevents charging when the junction temperature exceeds the  $T_{SHUT}$  limit.


The device has three status pins (STAT1, STAT2, and  $\overline{PG}$ ) to indicate the charging status and input voltage status. These pins can be used to drive LEDs or communicate with a host processor. If needed, these pins can also be used as general purpose indicators and their status controlled directly by the I<sup>2</sup>C interface. In addition, the  $\overline{CE}$  pin can also be used as a general purpose indicator. The  $\overline{INT}$  pin immediately notifies host when the device status changes, including faults.

The device also provides a 16-bit analog-to-digital converter (ADC) for monitoring input current, charge current and input/battery/system/thermistor voltages (IAC, IBAT, VAC, VBAT, VSYS, TS).

The device comes with a 36-pin 5-mm × 6-mm QFN package with 0.5-mm pin pitch.



## 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VAC or SRN. When VAC rises above  $V_{VAC\ OK}$ , the ACFET driver is active and charging is allowed. When BAT rises above 3 V, the BATFET driver is active, and reverse mode operation is allowed.

A POR occurs when one of these supplies rises above its corresponding VOK level, while the other supply is below its corresponding V<sub>OK</sub> level. After the POR, I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

### 7.3.2 Device Power-Up From Battery Without Input Source

If only battery is present and the voltage is above V<sub>SRN OK</sub> threshold, the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The N-type driver allows for use of low R<sub>DS.ON</sub> external BATFET, minimizing the conduction loss. The low quiescent current on BAT maximizes the battery run time. The ADC can be used to monitor discharge current through SRP and SRN pins. The BATFET can be forced to turn off via the FORCE BATFET OFF register bit.

#### 7.3.3 Device Power Up from Input Source

When a valid input source (V<sub>VAC OK</sub> < VAC and VAC within the ACUV and ACOV operating window) is detected, the ACFET turns on to connect the input to the system, and the PG pin pulls LOW. If charging is enabled, the device proceeds to enable the REGN LDO and power up the buck converter.

#### 7.3.3.1 VAC Operating Window Programming (ACUV and ACOV)

The VAC operating window can be programmed via the ACUV and ACOV pins using a three-resistor divider from VAC to PGND as shown in Figure 7-1.




Figure 7-1. ACUV and ACOV Programming

When V<sub>ACUV</sub> falls and reaches V<sub>ACUV</sub> <sub>DPM</sub>, the device enters input voltage regulation, thereby reducing the charge current. V<sub>ACLIV</sub> continues falling below V<sub>RFF ACLIV</sub>, the device automatically stops the converter, turns off the ACFET, turns on the BATFET and the PG pin pulls high.

System Note: if VAC\_DPM register is programmed to a value higher than POR, the device regulates the VAC voltage to the higher of VAC\_DPM register or V<sub>ACUV DPM</sub> pin voltage. Refer to Section 7.3.5.1.2 for more information.

When V<sub>ACOV</sub> rises above V<sub>REF ACOV</sub>, the device automatically stops the converter, turns off the ACFET, turns on the BATFET and the PG pin pulls high.

The following equations govern the relationship between the resistor divider and the target operating voltage window programmed by ACOV and ACUV pins:

$$V_{ACOV\_TARGET} = V_{REF\_ACOV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC3}}$$
(1)

$$V_{ACUV\_TARGET} = V_{REF\_ACUV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC2} + R_{AC3}}$$
(2)



If unused, tie ACUV to VAC and ACOV to PGND in order to apply the internal VAC operating window (V<sub>VAC OP</sub>).

#### 7.3.3.2 REGN Regulator (REGN LDO)

The REGN LDO regulator provides a regulated bias supply for the IC and the TS external resistors. Additionally, REGN voltage can be used to drive the buck switching FETs directly by tying the DRV\_SUP pin to REGN. The pull-up rail of  $\overline{PG}$ , STAT1, and STAT2 can be connected to REGN as well. The REGN LDO is enabled when below conditions are valid:

- 1. VAC voltage above V<sub>VAC OK</sub> and charge is enabled in forward mode.
- BAT voltage above 3.8 V in Reverse mode and Reverse Mode is enabled (EN REV = 1)

At high input voltages and/or large gate drive requirements, the power loss from gate driving via the REGN LDO can be excessive. This power for the gate drivers can be provided externally by directly driving the DRV\_SUP pin with a high efficiency supply ranging from 4.5 V to 12 V. This supply should be able to provide at least 50 mA or more as required to drive the switching FET gate charge.

The power dissipation for driving the gates via the REGN LDO is:  $P_{REGN} = (VAC - V_{REGN}) \times Q_{G(TOT)1,2} \times f_{SW}$ , where  $Q_{G(TOT)1,2}$  is the sum of the total gate charge for all switching FETs and  $f_{SW}$  is the programmed switching frequency. The Safe Operating Area (SOA) below is based on a 1-W power loss limit.




Figure 7-2. REGN LDO Safe Operating Area (SOA)

#### 7.3.3.3 Switching Frequency and Synchronization (FSW\_SYNC)

The device switching frequency can be programmed between 200 kHz to 600 kHz using a resistor from the FSW\_SYNC pin to PGND. The  $R_{FSW}$  resistor is related to the nominal switching frequency ( $f_{SW}$ ) by the equation:

$$R_{FSW} = \frac{1}{10 \times \left(f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9}\right)}$$
 (3)

This pin must be pulled to PGND using a  $R_{FSW}$ , do not leave floating. In addition to programming the nominal switching frequency, the FSW\_SYNC pin can also be used to synchronize the internal oscillator to an external clock signal. The synchronization feature works over the same range as the switching frequency: 200-kHz to 600-kHz range.

Table 7-1. Common R<sub>FSW</sub> and Switching Frequency Values

R <sub>FSW</sub> (kΩ)	SWITCHING FREQUENCY (kHz)
200	200
133	250
100	300
80	350
66.67	400

Product Folder Links: BQ25751

Copyright © 2024 Texas Instruments Incorporated



Table 7-1. Common R<sub>ESW</sub> and Switching Frequency Values (continued)

R <sub>FSW</sub> (kΩ)	SWITCHING FREQUENCY (kHz)
57.1	450
50	500
44.4	550
40	600

#### 7.3.3.4 Device HIZ Mode

When a valid input supply is present, it is possible to force the device into HIZ Mode which disables switching, disables REGN LDO, turns off the ACFET, turns on the BATFET. The system load is provided by the battery in this mode. The device draws less than  $I_{HIZ\_VAC}$  from the input supply in this mode. The charger enters HIZ Mode when EN\_HIZ bit is set to 1 or the pin is pulled above  $V_{IH}$   $I_{ILIM}$  HIZ (refer to Section 7.3.5.1.1.1).

If the device is operating in reverse mode with the converter turned on, and the device enters HIZ mode (EN\_HIZ bit is set to 1 or pin is pulled above  $V_{IH\_ILIM\_HIZ}$ ), switching stops and the system load is provided by the battery through the BATFETs. Once HIZ mode condition is cleared by the host, the device resumes reverse mode operation, powering the system through the converter with the BATFET off.

The device exits HIZ Mode when the EN\_HIZ bit is cleared to 0 and the pin is pulled below 0.4 V.

#### 7.3.4 Battery Charging Management

The device charges 6-V up-to 48-V Lead Acid batteries. The charge cycle is autonomous and requires no host interaction.

#### 7.3.4.1 Autonomous Charging Cycle

When battery charging is enabled (EN\_CHG bit =1 and  $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device charging parameters can be set by hardware through the FB pin to set regulation voltage and the ICHG pin to set charging current. The host can always control the charging operation and optimize the charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

Table 7-2. Lead Acid Charging Parameter Default Settings

rabio : 11 10aa / tota ona ging : aramoto: 20taat ootango				
DEFAULT MODE	BQ25751			
Charge Stages	Fast Charge (CC) → Absorb Charge → Float Charge			
FB Voltage Regulation Target (VFB_REG) - Float Voltage	1.536 V			
Absorb Voltage	109.1% x VFB_REG = 1.6758 V			
Charging Current	ICHG			
Termination Current	10% x ICHG			
CV Timer	5 hr			
NTC Temperature Float Voltage Compensation (at battery)	-3mV/°C/cell (1-cell = ~2.2 V)			
Safety Timer	Disabled			

A new charge cycle starts when the following conditions are valid:

- · VAC is within the ACUV and ACOV operating window
- Device is not in HIZ mode (EN\_HIZ = 0 and ILIM\_HIZ pin voltage is below V<sub>IH ILIM HIZ</sub>)
- REGN is above V<sub>REGN OK</sub>
- Battery charging is enabled (EN CHG = 1 and CE pin is LOW)
- No thermistor fault on TS
- · No safety timer fault

For lead acid battery charging (EN\_3\_STAGE\_CHARGE = 1), the charger device automatically transitions from Absorb phase to Float voltage phase when the charging current is below termination threshold, and device is not



in DPM mode. In addition, the device offers a dedicated CV timer to transition from Absorb to Float stage after a programmable period (CV\_TMR bits) regardless of the charge current value. The device remains in the Float stage indefinitely. A new charge cycle can be initiated by toggle of either  $\overline{\text{CE}}$  pin or EN\_CHG bit.

The status register (CHARGE\_STAT) indicates the different charging phases as:

- 000 Not Charging
- 011 Fast-charge (CC mode)
- 100 Absorb Charge (CV mode)
- 101 Float Charge (CV mode)
- 110 Top-off Timer Active Charging
- All other codes are RESERVED

When the charger transitions to any of these states, including when charge cycle is completed, an INT pulse is asserted to notify the host.

For supercapacitor charging, the charger outputs ICHG current as long as the feedback voltage (V<sub>FB</sub>) is below VFB REG. The following settings are recommended for supercapacitor charging:

EN\_TERM = 0

#### 7.3.4.1.1 Charge Current Programming (ICHG pin and ICHG\_REG)

There are two distinct thresholds to limit the charge current (if both are enabled, the lowest limit of these will apply):

- 1. ICHG pin pull down resistor (hardware control)
- 2. ICHG\_REG register bits (host software control)

To set the maximum charge current using the ICHG pin, a pull-down resistor to PGND is used. It is required to use a 5-m $\Omega$  R<sub>BAT SNS</sub> sense resistor. The charge current limit is controlled by:

$$I_{CHG\_MAX} = \frac{K_{ICHG}}{R_{ICHG}} \tag{4}$$

The actual charge current limit is the lower value between ICHG pin setting and  $I^2C$  register setting (ICHG\_REG). For example, if the register setting is 10 A (0xC8), and ICHG pin has a 10-k $\Omega$  resistor (K<sub>ICHG</sub> = 50 A-k $\Omega$ ) to ground for 5 A, the actual charge current limit is 5 A. The device regulates ICHG pin at V<sub>REF\_ICHG</sub>. If ICHG pin voltage exceeds V<sub>REF\_ICHG</sub>, the device enters charge current regulation.

The ICHG pin can also be used to monitor charge current when device is not in charge current regulation. When not in charge current regulation, the voltage on ICHG pin ( $V_{ICHG}$ ) is proportional to the actual charging current. ICHG pin can be used to monitor battery current with the following relationship:

$$I_{BAT} = \frac{K_{ICHG} \times V_{ICHG}}{R_{ICHG} \times V_{REF\_ICHG}}$$
 (5)

For example, if ICHG pin is set with 10-k $\Omega$  resistor, and the ICHG voltage 1.0V, the actual charge current is between 2.4 A to 2.6 A (based on  $K_{ICHG}$  specified).

If ICHG pin is shorted to PGND, the charge current limit is set by the ICHG\_REG register. If hardware charge current limit function is not needed, it is recommended to short this pin to PGND. The ICHG pin function can be disabled by setting the EN\_ICHG\_PIN bit to 0 (recommended when pin is shorted to PGND). When the pin is disabled, charge current limit and monitoring functions via ICHG pin are not available.

To set the maximum charge current using the ICHG\_REG register bits, write to the ICHG\_REG register bits. The charge current limit range is from 400 mA to 20,000 mA with 50 mA/step. The default ICHG\_REG is set to maximum code, allowing ICHG pin to limit the current in hardware.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25751



#### 7.3.4.2 Lead Acid Battery Charging Profile

The device charges the battery in three phases: constant current, absorb voltage, and float voltage charging. At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly. The table below summarizes the register bit recommendations to configure the device as a Lead-Acid battery charger.

7	Table 7-3. Recommended	Lead Acid Charge Settings	

PARAMETER	I2C REGISTER BITS	VALUE	EQUIVALENT PER 13.2V FLOAT V
Three-Stage Charging Control	EN_3_STAGE_CHARGE	1	N/A
Absorb Voltage	VBAT_ABSORB	0x3 = 140mV + VFB_REG	14.4V
Absorb Timer	CV_TMR	0x5 = 5hr	N/A
Temperature Compensated Charging	EN_VREG_TEMP_COMP	1	-18mV/°C

If the charger device is in DPM regulation during charging, the actual charging current will be less than the programmed value. In this case, Absorb to Float transition through termination comparator is temporarily disabled. The device will remain in Absorb phase until either the battery current drops below the ITERM threshold or the CV timer expires. After the Absorb phase, the charge voltage drops to  $V_{FB\_REG}$ , where it remains indefinitely.




Figure 7-3. Typical Pb-Acid Battery Charging Profile

#### 7.3.4.3 Absorb Charge to Float Charge for Lead-Acid

The device uses the termination comparator to transition from absorb charge to float charge when charging a lead-acid battery. The threshold is reached when the battery voltage is in absorb phase regulation, and the current is below termination current. The termination current threshold is controlled by the lower option between the 10% of ICHG pin setting or the ITERM register setting.



In standalone applications using the ICHG pin to program the current, the termination threshold is set at 10% of the ICHG pin value (10A ICHG pin programming results in 1A termination). The termination is detected when the ICHG pin voltage drops below  $V_{REF\ ITERM}$ .

In host-controlled applications, the termination current can be programmed using the ITERM register bits. The ICHG pin can still be used to set a hardware limit for the charge current.

When termination occurs, the device reduces battery voltage to float charge regulation, the status register CHRG\_STAT is set to 101, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, or input voltage regulation. Termination can be permanently disabled by writing 0 to EN\_TERM prior to charge termination. In this case, the device can still exit the absorb phase voltage when the CV timer expires. Refer to Section 7.3.4.4 for more details.

At low termination currents, due to the comparator offset, the actual termination current may be significantly than the termination target. In order to compensate for comparator offset, a programmable top-off timer (default disabled) can be applied after termination is detected. The top-off timer will follow safety timer constraints, such that if safety timer is suspended, so will the top-off timer. Similarly, if safety timer is doubled, so will the top-off timer. CHRG\_STAT reports whether the top off timer is active via the 110 code. Once the Top-Off timer expires, the CHRG\_STAT register is set to 111 and an INT pulse is asserted to the host. Note that if CV timer expires while device is in Top-Off timer mode, the device will immediately transition from absorb charge voltage to float charge voltage.

#### 7.3.4.4 CV Timer

In some applications, such as batteries with high-leakage or batteries in parallel with a system load, the battery current may never reach the ITERM threshold while in CV mode. The device offers a dedicated CV timer to control the amount of time the charger stays in absorb phase. This is especially important for lead-acid batteries, where limiting the exposure of the battery terminals to absorb voltage is ideal.

The CV timer begins counting when the device enters the absorb phase , and its duration can be programmed through the CV\_TMR register bits. Note that CV\_TMR = 0 disables the timer altogether. The CV timer is an absolute timer.

During faults which disable charging or when device falls out of CV regulation due to IAC\_DPM or VAC\_DPM, the CV timer is suspended. Once the device return to CV mode, the CV timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle  $\overline{\text{CE}}$  pin or EN\_CHG bit restarts the timer).

An INT is asserted to the host when CV timer expires, and can be masked via the CV\_TMR\_MASK bit.

#### 7.3.4.5 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

#### 7.3.4.5.1 Temperature Compensated Charging

To improve the safety of charging lead-acid batteries, the target regulation voltage is modified in accordance with the battery temperature. The device provides a -3mV/°C/cell temperature coefficient when using the recommended AT103-2 thermistor (10k $\Omega$ ,  $\beta$  = 3435K). The FB pin temperature coefficient is -2mV/°C. The battery temperature affects the targets for both the absorb phase charging voltage as well as the float phase charging voltage. This feature is controlled by the EN\_VREG\_TEMP\_COMP register bit.

Table 7-4. Recommended I2C settings for Temperature Compensated Charging

BIT NAME	BIT VALUE
EN_VREG_TEMP_COMP	1
EN_TS	1

When EN\_VREG\_TEMP\_COMP = 1, the device implements the temperature compensated charging. In this case, the TS\_COOL ( $V_{T2} < V_{TS} < V_{T1}$ ) and TS\_WARM ( $V_{T5} < V_{TS} < V_{T3}$ ) regions are ignored, and the device continues charging with the  $V_{FB\_REG}$  temperature compensated value until the TS falls outside the COLD/HOT ( $V_{T1}/V_{T5}$ ) thresholds.

Copyright © 2024 Texas Instruments Incorporated



When temperature compensation is enabled, the device will automatically enable the ADC to measure the TS pin every two seconds. The EN ADC register bit will be set high and TS ADC DIS bit will be cleared. Because the ADC is used to sense the cell temperature and correct the voltage, the TS ADC DIS bit is inactive when the EN\_VREG\_TEMP\_COMP bit is set to 1. To reduce power, host can disable other ADC channels. The device will not alter other bits in the register such as ADC\_RATE, ADC\_SAMPLE, ADC\_AVG, ADC\_AVG\_INIT. It is recommended to leave those registers in their default state when using temperature compensated charging.

#### 7.3.4.5.2 Cold/Hot Temperature Window in Reverse Mode

For battery protection during reverse or auto-reverse mode operation, the device monitors the battery temperature to be within the VBCOLD to VBHOT thresholds. When temperature is outside of the thresholds, the reverse mode is shut off and device returns to powering the system from the battery. In addition, EN\_REV, EN AUTO REV and REVERSE STAT bits are cleared to 0 and corresponding TS STAT is reported (TS Cold or TS Hot). The temperature protection in reverse mode can be completely disabled by clearing the EN\_TS bit to 0.




Figure 7-4. TS Pin Thermistor Sense Threshold in Reverse Mode

#### 7.3.5 Power Path Management

The device accommodates a wide range of input sources from 4.4 V up to 70 V. The device provides dynamic power management and automatic power path selection to supply the system (SYS) from input source (VAC), or battery (BAT).

#### 7.3.5.1 Dynamic Power Management: Input Voltage and Input Current Regulation

The device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (lower of IAC DPM or pin setting), or the voltage falls below the input voltage limit (higher of VAC DPM or ACUV pin setting, V<sub>ACLIV</sub> <sub>DPM</sub>). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the input voltage continues to drop. Once the input voltage drops below the ACUV limit (V<sub>ACUV</sub> < V<sub>REF ACUV</sub>), the charger stops switching and the device automatically transitions to Battery Only Mode so that the system is supported by the battery.

#### 7.3.5.1.1 Input Current Regulation

The total input current is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the battery charger reduces the charging current when the input current exceeds the input current limit set by the lower of IAC DPM register bits, or pin. This allows the current capability of the input source to be lowered. reducing system cost.

There are two thresholds to limit the input current (if both are enabled, the lower limit of these two will apply):



- IAC\_DPM register bits (host software control)
- 2. pull down resistor (hardware control)

The default IAC\_DPM is set to maximum code, allowing pin to limit the current in hardware.

To set the maximum current using the pin, refer to Section 7.3.5.1.1.1.

Using a 5-m $\Omega$  resistor yields programmability from 400 mA to 20 A with 50 mA/step.

#### 7.3.5.1.1.1 ILIM HIZ Pin

To set the maximum input current using the ILIM\_HIZ pin, a pull-down resistor to PGND is used. When using a  $2-m\Omega$  R<sub>AC SNS</sub> resistor, the input current limit is controlled by: I<sub>AC MAX</sub> = K<sub>ILIM</sub> / R<sub>ILIM HIZ</sub>.

The actual input current limit is the lower value between ILIM\_HIZ pin setting and register setting (IAC\_DPM). For example, if the register setting is 20 A, and ILIM\_HIZ pin has a 5-k $\Omega$  resistor ( $K_{ILIM}$  = 50 A-k $\Omega$ ) to ground for 10 A, the actual input current limit is 10 A. ILIM\_HIZ pin can be used to set the input current limit when EN\_ILIM\_HIZ\_PIN bit is set to 1. The device regulates the pin at  $V_{REF\_ILIM\_HIZ}$ . If pin voltage exceeds  $V_{REF\_ILIM\_HIZ}$ , the device enters input current regulation. Entering input current regulation through the pin sets the IAC\_DPM\_STAT and FLAG bits, and produces an interrupt to host. The interrupt can be masked via the IAC\_DPM\_MASK bit.

The ILIM\_HIZ pin can also be used to monitor input current. When not in input current regulation, the voltage on ILIM\_HIZ pin ( $V_{ILIM\_HIZ}$ ) is proportional to the input current. Pin voltage can be used to monitor input current with the following relationship: IAC =  $K_{ILIM}$  x  $V_{ILIM}$  HIZ / ( $R_{ILIM}$  HIZ x  $V_{REF}$  ILIM HIZ).

If ILIM\_HIZ pin is shorted, the input current limit is set by the IAC\_DPM register. If hardware input current limit function is not needed, it is recommended to short this pin to GND. If ILIM\_HIZ pin is pulled above  $V_{IH\_ILIM\_HIZ}$ , the device enters HIZ mode (refer to Section 7.3.3.4). The ILIM\_HIZ pin function can be disabled by setting the EN\_ILIM\_HIZ\_PIN bit to 0. When the pin is disabled, input current limit and monitoring functions as well as HIZ mode control via the pin are not available.

 $K_{ILIM}$  is defined as 50 A×k $\Omega$  referenced to a 2-m $\Omega$  sense resistor. A larger sense resistor provides a larger sense voltage and higher regulation accuracy, but changes the gain from the ILIM\_HIZ pin. For example, using a 5-m $\Omega$  resistor yields  $K_{II IM} = 50 \; (A \times k\Omega) \times 2 \; (m\Omega) / 5 \; (m\Omega) = 20 \; (A \times k\Omega)$ .

#### 7.3.5.1.2 Input Voltage Regulation

In addition to input current regulation, the device also offers input voltage regulation to limit the input power. This is especially useful when dealing with input sources such as solar panels, where the operating voltage must be controlled to extract the maximum power. Alternatively, if the input source current limitation is not known, input voltage regulation can be used to limit the power draw from the input source. By using input voltage regulation, the battery charger reduces the charging current when the input voltage falls below the input voltage limit set by the higher of VAC\_DPM register bits, or ACUV pin.

There are two thresholds to limit the input voltage (the higher limit of these will apply)

- 1. VAC DPM register bits (host software control)
- 2. ACUV pin falling threshold (hardware control)

To set the minimum input voltage using the VAC\_DPM register bits, write the desired value directly to the VAC\_DPM register bits. The default VAC\_DPM is set to minimum code, allowing ACUV pin to limit the input voltage in hardware.

To set the minimum input voltage using the ACUV pin, refer to Section 7.3.3.1.

#### 7.3.5.1.2.1 Max Power Point Tracking (MPPT) for Solar PV Panel

When EN\_MPPT bit is 1, the device provides a maximum power point tracking (MPPT) algorithm for solar PV panel input sources. The Input Power Maximizer algorithm finds and tracks the maximum power point by full panel sweep.

Copyright © 2024 Texas Instruments Incorporated



The full panel sweep is used to find the input operating voltage which delivers the maximum charge current to the battery. Before running a full panel sweep, the device momentarily enters HIZ mode to measure input source open-circuit voltage (V<sub>OC</sub>). The device proceeds to reduce the input voltage regulation target, measuring the charge current output at each setting. The VAC\_DPM register is used to program the minimum voltage to exit the full panel sweep. After the sweep is complete, the device updates the VAC MPP register to the input voltage regulation value producing the maximum charge current. The device then waits for a period of FULL SWEEP TMR[1:0] before performing a new full panel sweep. A full panel sweep can be forced at any time by setting the FORCE SWEEP bit to 1. Note that EN MPPT = 1 is required for FORCE SWEEP to work. The FORCE SWEEP bit is automatically cleared to 0 after the full panel sweep is completed. Note that the device uses the internal ADC to determine the charge current at each step of the full panel sweep, therefore writes to the IBAT\_ADC\_DIS bit are ignored while MPPT is enabled (EN\_MPPT = 1).

Note that when the system is directly connected to the input supply, the device cannot limit the system load. Therefore, the MPPT algorithm may not find and track the true MPP under all conditions. To enable MPPT operation, it is recommended to connect the system load directly in parallel to the battery pack.

The EN\_VREG\_TEMP\_COMP bit must be disabled i.e., 0b to successfully run a full panel sweep and utilize the MPPT function.

#### 7.3.6 Reverse Mode Power Direction

The device supports boost reverse power direction to deliver power from the battery to the system when the adapter is not present. During this mode of operation, the ACFET and BATFET both remain off. The reverse mode output voltage regulation is set in VSYS\_REV register bits. The reverse mode also offers output current regulation via the R<sub>AC SNS</sub> resistor. This parameter is controlled by the IAC\_REV register bits. The reverse mode operation can be enabled if the following conditions are valid:

- 1. SRN above 3.8 V.
- 2. DRV\_SUP voltage within valid operating window (V<sub>DRV\_UVP</sub> < V<sub>DRV\_OVP</sub>.
- 3. VAC outside the ACOV / ACUV operating window, or  $V_{VAC} < V_{VAC}$  OK, or  $V_{VAC} > V_{VAC}$  INT OV
- 4. Reverse mode operation is enabled (EN REV = 1)
- 5. Voltage at TS (thermistor) pin is within range configured by Reverse Temperature Monitor as configured by BHOT and BCOLD register bits

While the reverse mode is active, the device sets the REVERSE\_STAT bit to 1. Host can disable the reverse operation at any time by setting EN REV bit to 0. The device disables the converter, and turns the BATFET on to connect the battery directly to the system.

The charger also monitors and regulates the battery discharging current in reverse mode. When the battery discharge current rises above the IBAT\_REV register setting, the charger reduces the reverse mode power flow to limit the discharge current.

A minimum of 3.8 V is needed to start the reverse mode successfully. However, once already in reverse mode, the the VBAT side can be reduced up to 2.5 V before the reverse mode turns off.

Once a valid VAC voltage is detected for forward operation, the device automatically disables reverse mode (EN REV = 0), turns on the ACFETs and proceeds to charge the battery if enabled.

#### 7.3.6.1 Auto Reverse Mode

In some applications, a regulated system voltage is required when the adapter power is removed. The device integrates an auto-reverse function which provides a regulated system voltage using the buck-boost converter in reverse direction once the input power is removed.

When enabled by setting the AUTO\_REV register bit to 1, Auto Reverse mode can be used to provide a regulated system voltage immediately after the input power is removed. The device transitions to reverse mode with the BATFET off and the converter on when the input falls below the ACUV threshold.






Figure 7-5. Auto Reverse Mode if BAT > VSYS\_REV When VAC is Removed

The Auto Reverse mode operation will be automatically enabled if the following conditions are valid:

- 1. SRN voltage above V<sub>SRN OK</sub>
- 2. VAC outside the ACOV /  $\overline{A}$ CUV operating window, or VAC <  $V_{VAC\_OK}$ , or VAC >  $V_{VAC\_INT\_OV}$
- 3. Auto Reverse mode operation is enabled (EN AUTO REV = 1)
- 4. Voltage at TS (thermistor) pin is within range configured by Reverse Temperature Monitor as configured by BHOT and BCOLD register bits

While the Auto reverse mode is active, the device sets the REVERSE\_STAT bit to 1. Host can disable the Auto reverse operation at any time by setting EN\_AUTO\_REV = 0 and EN\_REV = 0. The device then disables the converter, and turns the BATFET on to connect the battery directly to the system.

#### 7.3.7 Integrated 16-Bit ADC for Monitoring

The device includes a 16-bit ADC to monitor critical system information based on the device's modes of operation. The ADC is allowed to operate if either the  $V_{VAC}>V_{VAC\_OK}$  or  $VBAT>V_{REGN\_OK}$  is valid. The ADC\_EN bit provides the ability to enable and disable the ADC to conserve power. The ADC\_RATE bit allows continuous conversion or one-shot behavior. After a one-shot conversion finishes, the ADC\_EN bit is cleared, and must be re-asserted to start a new conversion.

The ADC\_SAMPLE bits control the resolution and sample speed of the ADC. By default, ADC channels will be converted in one-shot or continuous conversion mode unless disabled in the ADC Function Disable register. If an ADC parameter is disabled by setting the corresponding bit, then the read-back value in the corresponding register will be from the last valid ADC conversion or the default POR value (all zeros if no conversions have taken place). If an ADC parameter is disabled in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter, but will not convert the parameter starting the next conversion cycle. If all channels are disabled in one-shot conversion mode, the ADC EN bit is cleared.

The ADC\_DONE\_STAT and ADC\_DONE\_FLAG bits signal when a conversion is complete in one-shot mode only. This event produces an INT pulse, which can be masked with ADC\_DONE\_MASK. During continuous conversion mode, the ADC\_DONE\_STAT bit has no meaning and will be '0'. The ADC\_DONE\_FLAG bit will remain unchanged in continuous conversion mode.



ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (such as one that causes the power stage to be disabled), and the host must set ADC\_EN = '0' to disable the ADC. ADC readings are only valid for DC states and not for transients. When host writes ADC\_EN = 0, the ADC stops immediately, and ADC measurement values correspond to last valid ADC reading.

If the host wants to exit ADC more gracefully, it is possible to do either of the following:

- 1. Write ADC RATE to one-shot, and the ADC will stop at the end of a complete cycle of conversions, or
- 2. Disable all ADC conversion channels, and the ADC will stop at the end of the current measurement.

When system load is powered from the battery (input source is removed, or device in HIZ mode), enabling the ADC automatically powers up REGN and increases the quiescent current. To keep the battery leakage low, it is recommended to duty cycle or completely disable the ADC.

### 7.3.8 Status Outputs (PG, STAT1, STAT2, and INT)

#### 7.3.8.1 Power Good Indicator (PG)

The PG\_STAT bit goes HIGH and the  $\overline{PG}$  pin pulls LOW to indicate a good input source when a valid VAC voltage is detected. The  $\overline{PG}$  pin can drive an LED. All conditions must be met to indicate power good:

- 1.  $V_{VAC OK} < V_{VAC} < V_{VAC\_INT\_OV}$
- 2.  $V_{ACUV} > V_{REF\ ACUV}$
- 3. V<sub>ACOV</sub> < V<sub>REF\_ACOV</sub>
- 4. Device not in HIZ mode

The  $\overline{PG}$  pin can be disabled via the DIS\_PG\_PIN bit. When disabled, this pin can be controlled to pull LOW using the FORCE\_STAT3\_ON bit.

#### 7.3.8.2 Charging Status Indicator (STAT1, STAT2 Pins)

The device indicates charging state on the open drain STAT1 and STAT2 pins. The STAT1, STAT2 pins can drive LEDs.

	,	
CHARGING STATE	STAT1	STAT2
Charge in progress (including recharge)	ON	OFF
Charge done	OFF	ON
Charging fault detected (TS out of range, safety timer fault, etc.)	ON	ON
Charge disabled (EN_CHG = 0, or $\overline{\text{CE}}$ pin high)	OFF	OFF

Table 7-5. STAT1, STAT2 Pin State

The STAT1, STAT2 pin function can be disabled via the DIS\_STAT\_PINS bit. When disabled, these pins can be controlled to independently pull LOW using the FORCE\_STAT1\_ON and FORCE\_STAT2\_ON bits. The STAT pins are not affected by the Reverse mode and remain OFF during this mode.

#### 7.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-µs INT pulse.

- 1. Valid input source conditions detected (see conditions for PG pin)
- 2. Valid input source conditions removed (see conditions for PG pin)
- 3. Entering IAC\_DPM regulation through register or pin
- 4. Entering VAC DPM regulation through register or ACUV pin
- 5. I<sup>2</sup>C Watchdog timer expired
- 6. Charger status changes state (CHARGE STAT value change), including Charge Complete
- 7. TS STAT changes state (TS STAT value change)
- 8. Junction temperature shutdown (TSHUT)
- 9. Battery overvoltage detected (BATOVP)
- 10. Charge safety timer expired

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25751



#### 11. A rising edge on any of the \*\_STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

- · The STAT bit holds the current status of each INT source
- The FLAG bit holds information on which source produced an INT, regardless of the current status
- · The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the \*\_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.




Figure 7-6. INT Generation Behavior Example

#### 7.3.9 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as controllers or targets when performing data transfers. A controller is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target.

The device operates as a target device with address 0x6B, receiving control inputs from the controller device like a micro-controller or digital signal processor through the registers defined in the Register Map. Registers read outside those defined in the map, return 0xFF. The I<sup>2</sup>C interface supports standard mode (up to 100 kbits/s), fast mode (up to 400 kbits/s), and fast mode plus (up to 1 Mbit/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

**System Note:** All 16-bit registers are defined as Little Endian, with the most-significant byte allocated to the higher address. 16-bit register writes must be done sequentially and are recommended to be programmed using multi-write approach described in the Section 7.3.9.7.

#### 7.3.9.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 7-7. Bit Transfers on the I<sup>2</sup>C Bus

#### 7.3.9.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the controller. The bus is considered busy after the START condition, and free after the STOP condition. When timeout condition is met, for example START condition is active for more than 2 seconds and there is no STOP condition triggered, the charger I<sup>2</sup>C communication will automatically reset and communication lines are free for another transmission.




Figure 7-8. START and STOP Conditions on the I<sup>2</sup>C Bus

#### 7.3.9.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the controller into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




Figure 7-9. Data Transfer on the I<sup>2</sup>C Bus

#### 7.3.9.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the target to signal the controller that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the controller.

The controller releases the SDA line during the acknowledge clock pulse so the target can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9<sup>th</sup> clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9<sup>th</sup> clock pulse. The controller can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 7.3.9.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/ $\overline{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B) by default.




Figure 7-10. Complete Data Transfer on the I<sup>2</sup>C Bus

#### 7.3.9.6 Single Write and Read




Figure 7-11. Single Write




Figure 7-12. Single Read

If the register address is not defined, the charger IC sends back NACK and returns to the idle state.



#### 7.3.9.7 Multi-Write and Multi-Read

The charger device supports multi-read and multi-write of all registers.




Figure 7-13. Multi-Write




Figure 7-14. Multi-Read

#### 7.4 Device Functional Modes

#### 7.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WD\_STAT bit becomes HIGH, WD\_FLAG is set to 1, and a  $\overline{\text{INT}}$  is asserted low to alert the host (unless masked by WD\_MASK). The WD\_FLAG bit would read as a '1' upon the first read and then '0' upon subsequent reads. When the charger is in host mode, WD\_STAT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 2-hour pre-charging safety timer and the 12-hour fast charging safety timer. At the end of the 2-hour or 12-hour timer expiration, the charging is stopped if termination has not been detected.

A write to any  $I^2C$  register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer is expired, the device returns to default mode and select registers are reset to default values as detailed in the Register Map section. The Watchdog timer will be reset on any write if the watchdog timer has expired. When watchdog timer expires, WD\_STAT and WD\_FLAG is set to 1, and /INT is asserted low to alert the host (unless masked by WD MASK).

Product Folder Links: BQ25751

Copyright © 2024 Texas Instruments Incorporated






Figure 7-15. Watchdog Timer Flow Chart

### 7.4.2 Register Bit Reset

Beside the register reset by the watchdog timer in the default mode, the register and the timer could be reset to the default value by writing the REG\_RST bit to 1. The register bits which can be reset by the REG\_RST bit, are noted in the Register Map section. After the register reset, the REG\_RST bit will go back from 1 to 0 automatically.



## 7.5 BQ25751 Registers

Table 7-6 lists the memory-mapped registers for the BQ25751 registers. All register offset addresses not listed in Table 7-6 should be considered as reserved locations and the register contents should not be modified.

Table 7-6. BQ25751 Registers

Address	Acronym	Register Name	Section
0x0	REG0x00_Charge_Voltage_Limit	Charge Voltage Limit	Go
0x2	REG0x02_Charge_Current_Limit	Charge Current Limit	Go
0x6	REG0x06_Input_Current_DPM_Limit	Input Current DPM Limit	Go
8x0	REG0x08_Input_Voltage_DPM_Limit	Input Voltage DPM Limit	Go
0xA	REG0x0A_Reverse_Mode_Input_Current_Limit	Reverse Mode Input Current Limit	Go
0xC	REG0x0C_Reverse_Mode_System_Voltage_Limit	Reverse Mode System Voltage Limit	Go
0x12	REG0x12_Termination_Current_Limit	Termination Current Limit	Go
0x14	REG0x14_Termination_Control	Termination Control	Go
0x15	REG0x15_Timer_Control	Timer Control	Go
0x16	REG0x16_Three-Stage_Charge_Control	Three-Stage Charge Control	Go
0x17	REG0x17_Charger_Control	Charger Control	Go
0x18	REG0x18_Pin_Control	Pin Control	Go
0x19	REG0x19_Power_Path_and_Reverse_Mode_Control	Power Path and Reverse Mode Control	Go
0x1A	REG0x1A_MPPT_Control	MPPT Control	Go
0x1B	REG0x1B_TS_Charging_Threshold_Control	TS Charging Threshold Control	Go
0x1C	REG0x1C_TS_Charging_Region_Behavior_Control	TS Charging Region Behavior Control	Go
0x1D	REG0x1D_TS_Reverse_Mode_Threshold_Control	TS Reverse Mode Threshold Control	Go
0x1E	REG0x1E_Reverse_Undervoltage_Control	Reverse Undervoltage Control	Go
0x1F	REG0x1F_VAC_Max_Power_Point_Detected	VAC Max Power Point Detected	Go
0x21	REG0x21_Charger_Status_1	Charger Status 1	Go
0x22	REG0x22_Charger_Status_2	Charger Status 2	Go
0x23	REG0x23_Charger_Status_3	Charger Status 3	Go
0x24	REG0x24_Fault_Status	Fault Status	Go
0x25	REG0x25_Charger_Flag_1	Charger Flag 1	Go
0x26	REG0x26_Charger_Flag_2	Charger Flag 2	Go
0x27	REG0x27_Fault_Flag	Fault Flag	Go
0x28	REG0x28_Charger_Mask_1	Charger Mask 1	Go
0x29	REG0x29_Charger_Mask_2	Charger Mask 2	Go
0x2A	REG0x2A_Fault_Mask	Fault Mask	Go
0x2B	REG0x2B_ADC_Control	ADC Control	Go
0x2C	REG0x2C_ADC_Channel_Control	ADC Channel Control	Go
0x2D	REG0x2D_IAC_ADC	IAC ADC	Go
0x2F	REG0x2F_IBAT_ADC	IBAT ADC	Go
0x31	REG0x31_VAC_ADC	VAC ADC	Go
0x33	REG0x33_VBAT_ADC	VBAT ADC	Go
0x35	REG0x35_VSYS_ADC	VSYS ADC	Go
0x37	REG0x37_TS_ADC	TS ADC	Go
0x39	REG0x39_VFB_ADC	VFB ADC	Go
0x3B	REG0x3B_Gate_Driver_Strength_Control	Gate Driver Strength Control	Go
0x3C	REG0x3C_Gate_Driver_Dead_Time_Control	Gate Driver Dead Time Control	Go
0x3D	REG0x3D_Part_Information	Part Information	Go



Table 7-6. BQ25751 Registers (continued)

Address	Acronym	Register Name	Section
0x62	REG0x62_Reverse_Mode_Battery_Discharge_Current	Reverse Mode Battery Discharge Current	Go

Complex bit access types are encoded to fit into small table cells. Table 7-7 shows the codes that are used for access types in this section.

Table 7-7. BQ25751 Access Type Codes

lable 1 1. Bazoro 1 Access Type codes										
Access Type	Code	Description								
Read Type										
R	R	Read								
Write Type	Write Type									
W	W	Write								
Reset or Default	Reset or Default Value									
-n		Value after reset or the default value								

## 7.5.1 REG0x00\_Charge\_Voltage\_Limit Register (Address = 0x0) [Reset = 0x0010]

REG0x00\_Charge\_Voltage\_Limit is shown in Table 7-8.

Return to the Summary Table.

I2C REG0x01=[15:8], I2C REG0x00=[7:0]

Table 7-8. REG0x00\_Charge\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:5	RESERVED	R	0x0		Reserved
4:0	VFB_REG	R/W	0x10	Reset by: REG_RESET	FB Voltage Regulation Limit: POR: 1536mV (10h) Range: 1504mV-1566mV (0h-1Fh) Bit Step: 2mV Offset: 1504mV

## 7.5.2 REG0x02\_Charge\_Current\_Limit Register (Address = 0x2) [Reset = 0x0640]

REG0x02\_Charge\_Current\_Limit is shown in Table 7-9.

Return to the Summary Table.

I2C REG0x03=[15:8], I2C REG0x02=[7:0]

Table 7-9. REG0x02\_Charge\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	ICHG_REG	R/W	0x190	Reset by: REG_RESET WATCHDOG	Fast Charge Current Regulation Limit with 5mΩ RBAT_SNS: Actual charge current is the lower of ICHG_REG and ICHG pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

Copyright © 2024 Texas Instruments Incorporated



## 7.5.3 REG0x06\_Input\_Current\_DPM\_Limit Register (Address = 0x6) [Reset = 0x0640]

REG0x06\_Input\_Current\_DPM\_Limit is shown in Table 7-10.

Return to the Summary Table.

I2C REG0x07=[15:8], I2C REG0x06=[7:0]

Table 7-10. REG0x06 Input Current DPM Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved
10:2	IAC_DPM	R/W	0x190	Reset by: REG_RESET	Input Current DPM Regulation Limit with 2mΩ RAC_SNS: Actual input current limit is the lower of IAC_DPM and ILIM_HIZ pin POR: 50000mA (190h) Range: 1000mA-50000mA (8h-190h) Clamped Low Clamped High Bit Step: 125mA
1:0	RESERVED	R	0x0		Reserved

#### 7.5.4 REG0x08\_Input\_Voltage\_DPM\_Limit Register (Address = 0x8) [Reset = 0x0348]

REG0x08\_Input\_Voltage\_DPM\_Limit is shown in Table 7-11.

Return to the Summary Table.

I2C REG0x09=[15:8], I2C REG0x08=[7:0]

Table 7-11. REG0x08\_Input\_Voltage\_DPM\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_DPM	R/W	0xD2	Reset by: REG_RESET	Input Voltage Regulation Limit: Note if EN_MPPT = 1, the Full Sweep method will use this limit as the lower search window for Full Panel Sweep POR: 4400mV (DCh) Range: 4400mV-65000mV (DCh-CB2h) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

## 7.5.5 REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register (Address = 0xA) [Reset = 0x0640]

REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit is shown in Table 7-12.

Return to the Summary Table.

I2C REG0x0B=[15:8], I2C REG0x0A=[7:0]

Table 7-12. REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:11	RESERVED	R	0x0		Reserved



Table 7-12. REG0x0A\_Reverse\_Mode\_Input\_Current\_Limit Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
10:2	IAC_REV	R/W	0x190	Reset by: REG_RESET	Input Current Regulation in Reverse Mode with $2m\Omega$ RAC_SNS:
					POR: 50000mA (190h) Range: 1000mA-50000mA (8h-190h) Clamped Low Clamped High Bit Step: 125mA
1:0	RESERVED	R	0x0		Reserved

## 7.5.6 REG0x0C\_Reverse\_Mode\_System\_Voltage\_Limit Register (Address = 0xC) [Reset = 0x03E8]

REG0x0C\_Reverse\_Mode\_System\_Voltage\_Limit is shown in Table 7-13.

Return to the Summary Table.

I2C REG0x0D=[15:8], I2C REG0x0C=[7:0]

Table 7-13. REG0x0C\_Reverse\_Mode\_System\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VSYS_REV	R/W	0xFA	Reset by: REG_RESET	System Voltage Regulation in Reverse Mode:  POR: 5000mV (FAh) Range: 3300mV-65000mV (A5h-CB2h) Clamped Low Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

## 7.5.7 REG0x12\_Termination\_Current\_Limit Register (Address = 0x12) [Reset = 0x00A0]

REG0x12\_Termination\_Current\_Limit is shown in Table 7-14.

Return to the Summary Table.

I2C REG0x13=[15:8], I2C REG0x12=[7:0]

Table 7-14. REG0x12\_Termination\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:10	RESERVED	R	0x0	Notes	Reserved
9:2	ITERM	R/W	0x28	Actual termination current is the lower of ITERM and ICHG pin if both functions enabled Reset by: REG_RESET	Termination Current Threshold with 5mΩ RBAT_SNS: POR: 2000mA (28h) Range: 250mA-10000mA (5h-C8h) Clamped Low Clamped High Bit Step: 50mA
1:0	RESERVED	R	0x0		Reserved

Product Folder Links: BQ25751

## 7.5.8 REG0x14\_Termination\_Control Register (Address = 0x14) [Reset = 0x08]

REG0x14\_Termination\_Control is shown in Table 7-15.

Return to the Summary Table.



Table 7-15, REG0x14 Termination Control Register Field Descriptions

	tuble 7 10.112.00x14_Termination_oontrof Register Field Descriptions								
Bit	Field	Туре	Reset	Notes	Description				
7:4	RESERVED	R	0x0		Reserved				
3	EN_TERM	R/W	0x1	Reset by: REG_RESET	Enable termination control: TERM is used to transition from Absorb phase to Float phase in PbAcid charging 0b = Disable 1b = Enable				
2:1	RESERVED	R	0x0		Reserved				
0	RESERVED	R	0x0		Reserved				

## 7.5.9 REG0x15\_Timer\_Control Register (Address = 0x15) [Reset = 0x10]

REG0x15\_Timer\_Control is shown in Table 7-16.

Return to the Summary Table.

Table 7-16. REG0x15 Timer Control Register Field Descriptions

Bit	Field		Reset	Notes	Description
7:6	TOPOFF_TMR	R/W	0x0	Reset by: REG_RESET	Top-off timer control:  00b = Disable  01b = 15 mins  10b = 30 mins  11b = 45 mins
5:4	WATCHDOG	R/W	0x1	Reset by: REG_RESET	Watchdog timer control:  00b = Disable  01b = 40s  10b = 80s  11b = 160s
3	RESERVED	R	0x0		Reserved
2:1	RESERVED	R	0x0		Reserved
0	RESERVED	R	0x0		Reserved

## 7.5.10 REG0x16\_Three-Stage\_Charge\_Control Register (Address = 0x16) [Reset = 0xD5]

REG0x16\_Three-Stage\_Charge\_Control is shown in Table 7-17.

Return to the Summary Table.

Table 7-17. REG0x16\_Three-Stage\_Charge\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	VBAT_ABSORB	R/W	0x3	Reset by:	Absorb voltage control, offset above VFB_REG:
					00b = 50mV + VFB_REG - Float = 13.65V, Absorb = 14.1V
					01b = 84mV + VFB_REG - Float = 13.65V, Absorb = 14.4V
					10b = 118mV + VFB_REG - Float = 13.65V, Absorb = 14.7V
			11b = 140mV + VFB_REG - Float = 13.2V, Absorb = 14.4V		
5	RESERVED	R	0x0		Reserved



Table 7-17. REG0x16\_Three-Stage\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
4	EN_3_STAGE_CHA RGE	R/W	0x1	Reset by: REG_RESET	Three-Stage charging enable: When enabled, device will reduce regulation to VFLOAT after termination, and continue charging forever  0b = Disable 1b = Enable
3:0	CV_TMR	R/W	0x5	Reset by: REG_RESET WATCHDOG	CV timer setting: 0000b = disable 0001b = 1hr 0010b = 2hr = 1110b = 14hr 1111b = 15hr

# 7.5.11 REG0x17\_Charger\_Control Register (Address = 0x17) [Reset = 0x09]

REG0x17\_Charger\_Control is shown in Table 7-18.

Return to the Summary Table.

Table 7-18. REG0x17\_Charger\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
					<b>'</b>
7:6	VRECHG	R/W	0x0	Reset by: REG_RESET	Battery auto-recharge threshold, as percentage of VFB_REG:
					00b = 93.0% x VFB_REG 01b = 94.3% x VFB_REG
					10b = 95.2% x VFB REG
					11b = 97.6% x VFB_REG
5	WD_RST	R/W	0x0	Reset by:	I2C Watchdog timer reset control:
				REG_RESET	0b = Normal
					1b = Reset (bit goes back to 0 after timer reset)
4	DIS_CE_PIN	R/W	0x0	Reset by:	/CE pin function disable:
				REG_RESET	0b = /CE pin enabled
					1b = /CE pin disabled
3	EN_CHG_BIT_RES ET_BEHAVIOR	R/W	0x1	Reset by: REG_RESET	Controls the EN_CHG bit behavior when WATCHDOG expires:
					0b = EN_CHG bit resets to 0 1b = EN CHG bit resets to 1
2	EN HIZ	R/W	0x0	Reset by:	HIZ mode enable:
	EIN_HIZ	IK/VV	UXU	REG RESET	
				WATCHDOG	0b = Disable 1b = Enable
				Adapter Plug In	TO - Enable
1	EN_IBAT_LOAD	R/W	0x0	Sinks current from SRN	Battery Load (IBAT_LOAD) Enable:
				to GND. Recommend to disable IBAT ADC	0b = Disabled
				(IBAT ADC DIS = 1)	1b = Enabled
				while this bit is active.	
				Reset by: REG_RESET	
				WATCHDOG	
0	EN_CHG	R/W	0x1	Reset by:	Charge enable control:
				REG_RESET WATCHDOG	0b = Disable
				VVATCHDUG	1b = Enable



## 7.5.12 REG0x18\_Pin\_Control Register (Address = 0x18) [Reset = 0xC0]

REG0x18\_Pin\_Control is shown in Table 7-19.

Return to the Summary Table.

Table 7-19. REG0x18\_Pin\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	EN_ICHG_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	ICHG pin function enable:  0b = ICHG pin disabled  1b = ICHG pin enabled
6	EN_ILIM_HIZ_PIN	R/W	0x1	Reset by: REG_RESET WATCHDOG	ILIM_HIZ pin function enable:  0b = ILIM_HIZ pin disabled  1b = ILIM_HIZ pin enabled
5	DIS_PG_PIN	R/W	0x0	Reset by: REG_RESET	PG pin function disable:  0b = PG pin enabled  1b = PG pin disabled
4	DIS_STAT_PINS	R/W	0x0	Reset by: REG_RESET	STAT1, STAT2 pin function disable:  0b = STAT pins enabled 1b = STAT pins disabled
3	FORCE_STAT4_ON	R/W	0x0	Reset by: REG_RESET	CE_STAT4 pin override: Can only be forced on if DIS_CE_PIN = 1  0b = CE_STAT4 open-drain off 1b = CE_STAT4 pulls LOW
2	FORCE_STAT3_ON	R/W	0x0	Reset by: REG_RESET	PG_STAT3 pin override: Can only be forced on if DIS_PG_PIN = 1  0b = PG_STAT3 open-drain off 1b = PG_STAT3 pulls LOW
1	FORCE_STAT2_ON	R/W	0x0	Reset by: REG_RESET	STAT2 pin override: Can only be forced on if DIS_STAT_PINS = 1  0b = STAT2 open-drain off 1b = STAT2 pulls LOW
0	FORCE_STAT1_ON	R/W	0x0	Reset by: REG_RESET	STAT1 pin override: Can only be forced on if DIS_STAT_PINS = 1  0b = STAT1 open-drain off 1b = STAT1 pulls LOW

## 7.5.13 REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control Register (Address = 0x19) [Reset = 0x00]

REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control is shown in Table 7-20.

Return to the Summary Table.

Table 7-20. REG0x19\_Power\_Path\_and\_Reverse\_Mode\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	REG_RST	R/W	0x0	Reset by: REG_RESET	Register reset to default values:  0b = Not reset  1b = Reset (bit goes back to 0 after register reset)
6	EN_IAC_LOAD	R/W	0x0	Reset by: REG_RESET WATCHDOG	VAC Load (IAC_LOAD) Enable:  0b = Disabled 1b = Enabled



## Table 7-20. REG0x19 Power Path and Reverse Mode Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
5	EN_PFM	R/W	0x0	It is recommended to disable PFM when ITERM < 2A Reset by: REG_RESET	Enable PFM mode in light-load: Note this bit is reset to 0 upon a valid SYNC signal detection on FSW_SYNC pin. Host can set this bit back to 1 to force PFM operation even with a valid SYNC input
					0b = Disable (Fixed-frequency DCM operation) 1b = Enable (PFM operation)
4	FORCE_BATFET_O	R/W	0x0	Reset by:	Force BATFET off control:
	FF			REG_RESET Adapter Plug In	0b = Allow normal BATFET operation 1b = Force BATFET off
3	PWRPATH_REDUC	R/W	0x0	Reset by:	Power-Path (ACFET, BATFET) Drive Voltage Select:
	E_VDRV			REG_RESET WATCHDOG	0b = 10V 1b = 7V
2	EN_BATFET_IDEAL _DIODE	R/W	0x0	Reset by: REG_RESET	Enable BATFET ideal diode turn-on mode: Note: Only recommended for single BATFET
					0b = Disable 1b = Enable
1	EN_AUTO_REV	R/W	0x0	To exit reverse mode, it is recommended to clear	Auto Reverse Mode to regulate SYS when VBAT < VSYS_REV register:
				both EN_AUTO_REV and EN_REV bits Reset by: REG_RESET WATCHDOG	0b = Disable Auto Reverse 1b = Enable Auto Reverse
0	EN_REV	R/W	0x0	To exit reverse mode, it is recommended to clear both EN_AUTO_REV and EN_REV bits Reset by: REG_RESET WATCHDOG Adapter Plug In	Reverse Mode control:  0b = Disable  1b = Enable

# 7.5.14 REG0x1A\_MPPT\_Control Register (Address = 0x1A) [Reset = 0x20]

REG0x1A\_MPPT\_Control is shown in Table 7-21.

Return to the Summary Table.

Copyright © 2024 Texas Instruments Incorporated

## Table 7-21. REG0x1A\_MPPT\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	FORCE_SWEEP	R/W	0x0	Reset by: REG_RESET	Force Full Panel Sweep and reset MPPT timers:  0b = Normal  1b = Start Full Panel Sweep (bit goes back to 0 after Full Panel Sweep complete)
6:5	RESERVED	R	0x0		Reserved
4:3	RESERVED	R	0x0		Reserved
2:1	FULL_SWEEP_TMR	R/W	0x0	Reset by: REG_RESET	Full Panel Sweep timer control:  00b = 3 min  01b = 10 min  10b = 15 min  11b = 20 min



Table 7-21. REG0x1A MPPT Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
0	EN_MPPT	R/W	0x0	the ADC is controlled	MPPT algorithm control:  0b = Disable MPPT  1b = Enable MPPT

#### 7.5.15 REG0x1B\_TS\_Charging\_Threshold\_Control Register (Address = 0x1B) [Reset = 0x82]

REG0x1B\_TS\_Charging\_Threshold\_Control is shown in Table 7-22.

Return to the Summary Table.

Table 7-22. REG0x1B TS Charging Threshold Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	TS_T5	R/W	0x2	Reset by: REG_RESET	TS T5 (HOT) threshold control: 00b = 41.2% (50C) 01b = 37.7% (55C) 10b = 34.375% (60C) 11b = 31.25%(65C)
5:4	RESERVED	R	0x0		Reserved
3:2	RESERVED	R	0x0		Reserved
1:0	TS_T1	R/W	0x2	Reset by: REG_RESET	TS T1 (COLD) threshold control: 00b = 77.15% (-10C) 01b = 75.32% (-5C) 10b = 73.25% (0C) 11b = 71.1% (5C)

#### 7.5.16 REG0x1C\_TS\_Charging\_Region\_Behavior\_Control Register (Address = 0x1C) [Reset = 0x81]

REG0x1C\_TS\_Charging\_Region\_Behavior\_Control is shown in Table 7-23.

Return to the Summary Table.

Table 7-23. REG0x1C\_TS\_Charging\_Region\_Behavior\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	EN_VREG_TEMP_C OMP	R/W	0x1	Reset by: REG_RESET	Enable VFB_REG temperature compensation for lead-acid battery charging:0b = Disable 1b = Enable
6:5	RESERVED	R	0x0		Reserved
4	RESERVED	R	0x0		Reserved
3:2	RESERVED	R	0x0		Reserved
1	RESERVED	R	0x0		Reserved
0	EN_TS	R/W	0x1	Reset by: REG_RESET	TS pin function control (applies to forward charging and reverse discharging modes):
					0b = Disabled (ignore TS pin) 1b = Enabled

## 7.5.17 REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register (Address = 0x1D) [Reset = 0x40]

REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control is shown in Table 7-24.

Return to the Summary Table.



Table 7-24. REG0x1D\_TS\_Reverse\_Mode\_Threshold\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	внот	R/W	0x1	Reset by: REG_RESET	Reverse Mode TS HOT temperature threshold control: 00b = 37.7% (55C) 01b = 34.2% (60C) 10b = 31.25%(65C) 11b = Disable
5	BCOLD	R/W	0x0	Reset by: REG_RESET	Reverse Mode TS COLD temperature threshold control:  0b = 77.15% (-10C) 1b = 80% (-20C)
4:0	RESERVED	R	0x0		Reserved

#### 7.5.18 REG0x1E\_Reverse\_Undervoltage\_Control Register (Address = 0x1E) [Reset = 0x00]

REG0x1E\_Reverse\_Undervoltage\_Control is shown in Table 7-25.

Return to the Summary Table.

Table 7-25. REG0x1E Reverse Undervoltage Control Register Field Descriptions

	Table 7-23. REGOXTE_Reverse_officervoltage_control Register Field Descriptions								
Bit	Field	Туре	Reset	Notes	Description				
7	RESERVED	R	0x0		Reserved				
6	RESERVED	R	0x0		Reserved				
5	SYSREV_UV	R/W	0x0	Reset by: REG_RESET	Reverse Mode System UVP:  0b = 80% of VSYS_REV target  1b = Fixed at 3.3V				
4	RESERVED	R	0x0		Reserved				
3	RESERVED	R	0x0		Reserved				
2	RESERVED	R	0x0		Reserved				
1	RESERVED	R	0x0		Reserved				
0	RESERVED	R	0x0		Reserved				

## 7.5.19 REG0x1F\_VAC\_Max\_Power\_Point\_Detected Register (Address = 0x1F) [Reset = 0x0000]

REG0x1F\_VAC\_Max\_Power\_Point\_Detected is shown in Table 7-26.

Return to the Summary Table.

I2C REG0x20=[15:8], I2C REG0x1F=[7:0]

Table 7-26. REG0x1F\_VAC\_Max\_Power\_Point\_Detected Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:2	VAC_MPP	R	0x0		Input Voltage for Max Power Point detected:
					POR: 0mV (0h) Range: 0mV-60000mV (0h-BB8h) Clamped High Bit Step: 20mV
1:0	RESERVED	R	0x0		Reserved

## 7.5.20 REG0x21\_Charger\_Status\_1 Register (Address = 0x21) [Reset = 0x08]

REG0x21\_Charger\_Status\_1 is shown in Table 7-27.



Return to the Summary Table.

Table 7-27. REG0x21\_Charger\_Status\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_STAT	R	0x0		ADC conversion status (in one-shot mode only):
					0b = Conversion not complete 1b = Conversion complete
6	IAC_DPM_STAT	R	0x0		Input Current regulation status:
					0b = Normal 1b = In Input Current regulation (ILIM pin or IAC_DPM)
5	VAC_DPM_STAT	R	0x0		Input Voltage regulation status:
					0b = Normal 1b = In Input Voltage regulation (VAC_DPM or VSYS_REV)
4	RESERVED	R	0x0		Reserved
3	WD_STAT	R	0x1		I2C Watchdog timer status:
					0b = Normal 1b = WD timer expired
2:0	CHARGE_STAT	R	0x0		Charge cycle status:
					000b = Not charging 001b = Reserved 010b = Reserved 011b = Fast Charge (CC mode) 100b = Absorb Charge (CV mode) 101b = Float Charge (CV mode) 110b = Top-off Timer Charge 111b = Reserved

## 7.5.21 REG0x22\_Charger\_Status\_2 Register (Address = 0x22) [Reset = 0x80]

REG0x22\_Charger\_Status\_2 is shown in Table 7-28.

Return to the Summary Table.

Table 7-28, REG0x22 Charger Status 2 Register Field Descriptions

	rubic 7-20. NE-GOAZZ_Grianger_Guatus_Z register 1 ieu bescriptions							
Bit	Field	Type	Reset	Notes	Description			
7	PG_STAT	R	0x1		Input Power Good status:			
					0b = Not Power Good 1b = Power Good			
6:4	TS_STAT	R	0x0		TS (Battery NTC) status:			
					000b = Normal 001b = TS Warm 010b = TS Cool 011b = TS Cold 100b = TS Hot			
3:2	RESERVED	R	0x0		Reserved			
1:0	MPPT_STAT	R	0x0		Max Power Point Tracking Algorithm status: 00b = MPPT Disabled 01b = MPPT Enabled, But Not Running 10b = Full Panel Sweep In Progress 11b = Max Power Voltage Detected			

# 7.5.22 REG0x23\_Charger\_Status\_3 Register (Address = 0x23) [Reset = 0x02]

REG0x23\_Charger\_Status\_3 is shown in Table 7-29.



Return to the Summary Table.

Table 7-29. REG0x23\_Charger\_Status\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	RESERVED	R	0x0		Reserved
5:4	FSW_SYNC_STAT	R	0x0		FSW_SYNC pin status:  00b = Normal, no external clock detected  01b = Valid ext. clock detected  10b = Pin fault (frequency out-of-range)  11b = Reserved
3	CV_TMR_STAT	R	0x0		CV Timer status:  0b = Normal  1b = CV Timer Expired
2	REVERSE_STAT	R	0x0		Converter Reverse Mode status:  0b = Reverse Mode off 1b = Reverse Mode On
1	ACFET_STAT	R	0x1		ACFET driver status:  0b = ACFET off 1b = ACFET on
0	BATFET_STAT	R	0x0		BATFET driver status:  0b = BATFET off 1b = BATFET on

# 7.5.23 REG0x24\_Fault\_Status Register (Address = 0x24) [Reset = 0x00]

REG0x24\_Fault\_Status is shown in Table 7-30.

Return to the Summary Table.

Table 7-30. REG0x24\_Fault\_Status Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_STAT	R	0x0		Input under-voltage status:
					0b = Input Normal 1b = Device in Input under-voltage protection
6	VAC_OV_STAT	R	0x0		Input over-voltage status:
					0b = Input Normal 1b = Device in Input over-voltage protection
5	IBAT_OCP_STAT	R	0x0		Battery over-current status:
					0b = Battery current normal 1b = Battery over-current detected
4	VBAT_OV_STAT	R	0x0		Battery over-voltage status:
					0b = Normal 1b = Device in Battery over-voltage protection
3	TSHUT_STAT	R	0x0		Thermal shutdown status:
					0b = Normal 1b = Device in thermal shutdown protection
2	RESERVED	R	0x0		Reserved
1	DRV_OKZ_STAT	R	0x0	In battery-only mode with	DRV_SUP pin voltage status:
				ADC disabled, this bit always reads '1'	0b = Normal 1b = DRV_SUP pin voltage is out of valid range
0	RESERVED	R	0x0		Reserved



## 7.5.24 REG0x25\_Charger\_Flag\_1 Register (Address = 0x25) [Reset = 0x88]

REG0x25\_Charger\_Flag\_1 is shown in Table 7-31.

Return to the Summary Table.

Table 7-31. REG0x25\_Charger\_Flag\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_FLAG	R	0x1		ADC conversion INT flag (in one-shot mode only): Note: always reads 0 in continuous mode
					Access: R (ClearOnRead) 0b = Conversion not complete 1b = Conversion complete
6	IAC_DPM_FLAG	R	0x0		Input Current regulation INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Device entered Input Current regulation
5	VAC_DPM_FLAG	R	0x0		Input Voltage regulation INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Device entered Input Voltage regulation
4	RESERVED	R	0x0		Reserved
3	WD_FLAG	R	0x1		I2C Watchdog timer INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = WD_STAT rising edge detected
2	RESERVED	R	0x0		Reserved
1	CV_TMR_FLAG	R	0x0		CV timer INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = CV timer expired rising edge detected
0	CHARGE_FLAG	R	0x0		Charge cycle INT flag:
					Access: R (ClearOnRead) 0b = Not charging 1b = CHARGE_STAT[2:0] bits changed (transition to any state)

## 7.5.25 REG0x26\_Charger\_Flag\_2 Register (Address = 0x26) [Reset = 0xE0]

REG0x26\_Charger\_Flag\_2 is shown in Table 7-32.

Return to the Summary Table.

Submit Document Feedback

Table 7-32. REG0x26\_Charger\_Flag\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	PG_FLAG	R	0x1		Input Power Good INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = PG signal toggle detected
6	ACFET_FLAG	R	0x1		ACFET driver INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = ACFET signal toggle detected
5	BATFET_FLAG	R	0x1		BATFET driver INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = BATFET signal toggle detected



Table 7-32. REG0x26\_Charger\_Flag\_2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description
					•
4	TS_FLAG	R	0x0		TS (Battery NTC) INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = TS_STAT[2:0] bits changed (transitioned to any
					state)
3	REVERSE_FLAG	R	0x0		Reverse Mode INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = Reverse Mode toggle detected
2	RESERVED	R	0x0		Reserved
1	FSW_SYNC_FLAG	R	0x0		FSW_SYNC pin signal INT flag:
					Access: R (ClearOnRead)
					0b = Normal
					1b = FSW_SYNC status changed
0	MPPT_FLAG	R	0x0		Max Power Point Tracking INT flag: Access: R
					(ClearOnRead) 0b = Normal 1b = MPPT_STAT[1:0]
					bits changed (transitioned to any state)

# 7.5.26 REG0x27\_Fault\_Flag Register (Address = 0x27) [Reset = 0x02]

REG0x27\_Fault\_Flag is shown in Table 7-33.

Return to the Summary Table.

Table 7-33. REG0x27\_Fault\_Flag Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	VAC_UV_FLAG	R	0x0		Input under-voltage INT flag:
					Access: R (ClearOnRead)  0b = Normal  1b = Entered input under-voltage fault
6	VAC_OV_FLAG	R	0x0		Input over-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Input over-voltage fault
5	IBAT_OCP_FLAG	R	0x0		Battery over-current INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered Battery over-current fault
4	VBAT_OV_FLAG	R	0x0		Battery over-voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered battery over-voltage fault
3	TSHUT_FLAG	R	0x0		Thermal shutdown INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = Entered TSHUT fault
2	RESERVED	R	0x0		Reserved
1	DRV_OKZ_FLAG	R	0x1		DRV_SUP pin voltage INT flag:
					Access: R (ClearOnRead) 0b = Normal 1b = DRV_SUP pin fault detected
0	RESERVED	R	0x0		Reserved



## 7.5.27 REG0x28\_Charger\_Mask\_1 Register (Address = 0x28) [Reset = 0x00]

REG0x28\_Charger\_Mask\_1 is shown in Table 7-34.

Return to the Summary Table.

Table 7-34. REG0x28\_Charger\_Mask\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_DONE_MASK	R/W	0x0	Reset by:	ADC conversion INT mask (in one-shot mode only):
				REG_RESET	0b = ADC_DONE produces INT pulse 1b = ADC_DONE does not produce INT pulse
6	IAC_DPM_MASK	R/W	0x0	Reset by:	Input Current regulation INT mask:
				REG_RESET	0b = IAC_DPM_FLAG produces INT pulse 1b = IAC_DPM_FLAG does not produce INT pulse
5	VAC_DPM_MASK	R/W	0x0	Reset by:	Input Voltage regulation INT mask:
				REG_RESET	0b = VAC_DPM_FLAG produces INT pulse 1b = VAC_DPM_FLAG does not produce INT pulse
4	RESERVED	R	0x0		Reserved
3	WD_MASK	R/W (	0x0	Reset by:	I2C Watchdog timer INT mask:
				REG_RESET	0b = WD expiration produces INT pulse 1b = WD expiration does not produce INT pulse
2	RESERVED	R	0x0		Reserved
1	CV_TMR_MASK	R/W	0x0	Reset by:	CV timer INT mask:
	REG	REG_RESET	0b = CV Timer expired rising edge produces INT pulse 1b = CV Timer expired rising edge does not produce INT pulse		
0	CHARGE_MASK	R/W	0x0	Reset by:	Charge cycle INT mask:
				REG_RESET	0b = CHARGE_STAT change produces INT pulse 1b = CHARGE_STAT change does not produces INT pulse

## 7.5.28 REG0x29\_Charger\_Mask\_2 Register (Address = 0x29) [Reset = 0x00]

REG0x29\_Charger\_Mask\_2 is shown in Table 7-35.

Return to the Summary Table.

Table 7-35. REG0x29\_Charger\_Mask\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	PG_MASK	R/W	0x0	Reset by:	Input Power Good INT mask:
				REG_RESET	0b = PG toggle produces INT pulse 1b = PG toggle does not produce INT pulse
6	ACFET_MASK	R/W	0x0	Reset by:	ACFET driver INT mask:
				REG_RESET	0b = ACFET toggle produces INT pulse 1b = ACFET toggle does not produce INT pulse
5	BATFET_MASK	R/W	0x0	Reset by:	BATFET driver INT mask:
				REG_RESET	0b = BATFET toggle produces INT pulse 1b = BATFET toggle does not produce INT pulse
4	TS_MASK	R/W	0x0	Reset by:	TS (Battery NTC) INT mask:
				REG_RESET	0b = TS_STAT change produces INT pulse 1b = TS_STAT change does not produce INT pulse
3	REVERSE_MASK	R/W	0x0	Reset by:	Reverse Mode INT mask:
				REG_RESET	0b = REVERSE_STAT toggle produces INT pulse 1b = REVERSE_STAT toggle does no produce INT pulse



Table 7-35. REG0x29\_Charger\_Mask\_2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description					
2	RESERVED	R	0x0		Reserved					
1	FSW_SYNC_MASK	R/W	0x0	Reset by: REG_RESET	FSW_SYNC pin signal INT mask:  0b = FSW_SYNC status change produces INT pulse 1b = FSW_SYNC status change does not produce INT pulse					
0	RESERVED	R	0x0		Reserved					

## 7.5.29 REG0x2A\_Fault\_Mask Register (Address = 0x2A) [Reset = 0x00]

REG0x2A\_Fault\_Mask is shown in Table 7-36.

Return to the Summary Table.

Table 7-36. REG0x2A\_Fault\_Mask Register Field Descriptions

	Table 7-36. REG0x2A_Fault_Mask Register Field Descriptions								
Bit	Field	Type	Reset	Notes	Description				
7	VAC_UV_MASK	R/W	0x0	Reset by: REG_RESET	Input under-voltage INT mask:  0b = Input under-voltage event produces INT pulse				
					1b = Input under-voltage event does not produce INT pulse				
6	VAC_OV_MASK	R/W	0x0	Reset by:	Input over-voltage INT mask:				
				REG_RESET	0b = Input over-voltage event produces INT pulse 1b = Input over-voltage event does not produce INT pulse				
5	IBAT_OCP_MASK	R/W	0x0	Reset by:	Battery over-current INT mask:				
				REG_RESET	0b = Battery over-current event produces INT pulse 1b = Battery over-current event does not produce INT pulse				
4	VBAT_OV_MASK	R/W 0x		Reset by:	Battery over-voltage INT mask:				
				REG_RESET	0b = Battery over-voltage event produces INT pulse 1b = Battery over-voltage event does not produce INT pulse				
3	TSHUT_MASK	R/W	0x0	Reset by:	Thermal shutdown INT mask:				
				REG_RESET	0b = TSHUT event produces INT pulse 1b = TSHUT event does not produce INT pulse				
2	RESERVED	R	0x0		Reserved				
1	DRV_OKZ_MASK	R/W	0x0	Reset by:	DRV_SUP pin voltage INT mask:				
				REG_RESET	0b = DRV_SUP pin fault produces INT pulse 1b = DRV_SUP pin fault does not produce INT pulse				
0	RESERVED	R	0x0		Reserved				

# 7.5.30 REG0x2B\_ADC\_Control Register (Address = 0x2B) [Reset = 0xE0]

REG0x2B\_ADC\_Control is shown in Table 7-37.

Return to the Summary Table.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25751



Table 7-37. REG0x2B\_ADC\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	ADC_EN	R/W	0x1	When EN_VREG_TEMP_COMP = 1, the ADC will be automatically enabled, regardless of the status of ADC_EN Reset by: REG_RESET WATCHDOG	ADC control:  0b = Disable ADC  1b = Enable ADC
6	ADC_RATE	R/W	0x1	Reset by: REG_RESET	ADC conversion rate control:  0b = Continuous conversion 1b = One-shot conversion
5:4	ADC_SAMPLE	R/W	0x2	Reset by: REG_RESET	ADC sample speed:  00b = 15 bit effective resolution 01b = 14 bit effective resolution 10b = 13 bit effective resolution 11b = Reserved
3	ADC_AVG	R/W	0x0	Reset by: REG_RESET	ADC average control:  0b = Single value 1b = Running average
2	ADC_AVG_INIT	R/W	0x0	Reset by: REG_RESET	ADC average initial value control:  0b = Start average using existing register value 1b = Start average using new ADC conversion
1:0	RESERVED	R	0x0		Reserved

## 7.5.31 REG0x2C\_ADC\_Channel\_Control Register (Address = 0x2C) [Reset = 0x02]

REG0x2C\_ADC\_Channel\_Control is shown in Table 7-38.

Return to the Summary Table.

Table 7-38. REG0x2C\_ADC\_Channel\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	IAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	IAC ADC control  0b = Enable 1b = Disable
6	IBAT_ADC_DIS	R/W	0x0	Recommend to disable IBAT ADC channel when EN_IBAT_LOAD bit is 1 Reset by: REG_RESET	IBAT ADC control  0b = Enable  1b = Disable
5	VAC_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VAC ADC control 0b = Enable 1b = Disable
4	VBAT_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VBAT ADC control  0b = Enable 1b = Disable
3	VSYS_ADC_DIS	R/W	0x0	Reset by: REG_RESET	VSYS ADC control  0b = Enable 1b = Disable
2	TS_ADC_DIS	R/W	0x0	Reset by: REG_RESET	TS ADC control  0b = Enable  1b = Disable



Table 7-38. REG0x2C\_ADC\_Channel\_Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Notes	Description				
1	VFB_ADC_DIS	R/W	0x1	Reset by: REG_RESET	VFB ADC control Recommend to disable this channel when charging is enabled				
					0b = Enable 1b = Disable				
0	RESERVED	R	0x0		Reserved				

#### 7.5.32 REG0x2D\_IAC\_ADC Register (Address = 0x2D) [Reset = 0x0000]

REG0x2D\_IAC\_ADC is shown in Table 7-39.

Return to the Summary Table.

I2C REG0x2E=[15:8], I2C REG0x2D=[7:0]

## Table 7-39. REG0x2D\_IAC\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	IAC_ADC	R	0x0		IAC ADC reading with 2mΩ RAC_SNS: Reported as 2s complement
					POR: 0mA (0h) Format: 2s Complement Range: -50000mA-50000mA (9E58h-61A8h) Clamped Low Clamped High Bit Step: 2mA

## 7.5.33 REG0x2F\_IBAT\_ADC Register (Address = 0x2F) [Reset = 0x0000]

REG0x2F\_IBAT\_ADC is shown in Table 7-40.

Return to the Summary Table.

I2C REG0x30=[15:8], I2C REG0x2F=[7:0]

## Table 7-40. REG0x2F\_IBAT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	IBAT_ADC	R	0x0		IBAT ADC reading with $5m\Omega$ RBAT_SNS: Reported as 2s complement
					POR: 0mA (0h) Format: 2s Complement Range: -20000mA-20000mA (D8F0h-2710h) Clamped Low Clamped High Bit Step: 2mA

#### 7.5.34 REG0x31\_VAC\_ADC Register (Address = 0x31) [Reset = 0x16F8]

REG0x31\_VAC\_ADC is shown in Table 7-41.

Return to the Summary Table.

I2C REG0x32=[15:8], I2C REG0x31=[7:0]

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: BQ25751



# Table 7-41, REG0x31 VAC ADC Register Field Descriptions

	· · · · · · · · · · · · · · · · · · ·								
Bit	Field	Туре	Reset	Notes	Description				
15:0	VAC_ADC	R	0x16F8		VAC ADC reading: Reported as unsigned integer				
					POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV				

## 7.5.35 REG0x33\_VBAT\_ADC Register (Address = 0x33) [Reset = 0x16DE]

REG0x33\_VBAT\_ADC is shown in Table 7-42.

Return to the Summary Table.

I2C REG0x34=[15:8], I2C REG0x33=[7:0]

## Table 7-42. REG0x33\_VBAT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VBAT_ADC	R	0x16DE		VBAT ADC reading: Reported as unsigned integer
					POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

## 7.5.36 REG0x35\_VSYS\_ADC Register (Address = 0x35) [Reset = 0x171B]

REG0x35\_VSYS\_ADC is shown in Table 7-43.

Return to the Summary Table.

I2C REG0x36=[15:8], I2C REG0x35=[7:0]

## Table 7-43. REG0x35\_VSYS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VSYS_ADC	R	0x171B		VSYS ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV

## 7.5.37 REG0x37\_TS\_ADC Register (Address = 0x37) [Reset = 0x0253]

REG0x37\_TS\_ADC is shown in Table 7-44.

Return to the Summary Table.

I2C REG0x38=[15:8], I2C REG0x37=[7:0]



## Table 7-44. REG0x37\_TS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	TS_ADC	R	0x0253		TS ADC reading as percentage of REGN: Reported as unsigned integer
					POR: 0%(0h) Range: 0% - 99.90234375% (0h-3FFh) Clamped High Bit Step: 0.09765625%

## 7.5.38 REG0x39\_VFB\_ADC Register (Address = 0x39) [Reset = 0x0000]

REG0x39\_VFB\_ADC is shown in Table 7-45.

Return to the Summary Table.

I2C REG0x3A=[15:8], I2C REG0x39=[7:0]

## Table 7-45. REG0x39\_VFB\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:0	VFB_ADC	R	0x0		VFB ADC reading:
					POR: 0mV (0h) Range: 0mV-2047mV (0h-7FFh) Clamped High Bit Step: 1mV

## 7.5.39 REG0x3B\_Gate\_Driver\_Strength\_Control Register (Address = 0x3B) [Reset = 0x00]

REG0x3B\_Gate\_Driver\_Strength\_Control is shown in Table 7-46.

Return to the Summary Table.

# Table 7-46. REG0x3B\_Gate\_Driver\_Strength\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	BOOST_HS_DRV	R/W	0x0	Reset by: REG_RESET	Boost High Side FET Gate Driver Strength:  00b = Fastest  01b = Faster  10b = Slower  11b = Slowest
5:4	BUCK_HS_DRV	R/W	0x0	Reset by: REG_RESET	Buck High Side FET Gate Driver Strength:  00b = Fastest  01b = Faster  10b = Slower  11b = Slowest
3:2	BOOST_LS_DRV	R/W	0x0	Reset by: REG_RESET	Boost Low Side FET Gate Driver Strength:  00b = Fastest  01b = Faster  10b = Slower  11b = Slowest
1:0	BUCK_LS_DRV	R/W	0x0	Reset by: REG_RESET	Buck Low Side FET Gate Driver Strength:  00b = Fastest  01b = Faster  10b = Slower  11b = Slowest



## 7.5.40 REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register (Address = 0x3C) [Reset = 0x00]

REG0x3C\_Gate\_Driver\_Dead\_Time\_Control is shown in Table 7-47.

Return to the Summary Table.

Table 7-47. REG0x3C\_Gate\_Driver\_Dead\_Time\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:4	RESERVED	R	0x0		Reserved
3:2	BOOST_DEAD_TIM E	R/W	0x0	Reset by: REG_RESET	Boost Side FETs Dead Time Control:  00b = 45ns  01b = 75ns  10b = 105ns  11b = 135ns
1:0	BUCK_DEAD_TIME	R/W	0x0	Reset by: REG_RESET	Buck Side FETs Dead Time Control:  00b = 45ns  01b = 75ns  10b = 105ns  11b = 135ns

#### 7.5.41 REG0x3D\_Part\_Information Register (Address = 0x3D) [Reset = 0x0A]

REG0x3D\_Part\_Information is shown in Table 7-48.

Return to the Summary Table.

Table 7-48. REG0x3D\_Part\_Information Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6:3	PART_NUM	R	0x1		Part Number: 001 - BQ25751
2:0	DEV_REV	R	0x2		Device Revision:

## 7.5.42 REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current Register (Address = 0x62) [Reset = 0x02]

REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current is shown in Table 7-49.

Return to the Summary Table.

Submit Document Feedback

Table 7-49. REG0x62\_Reverse\_Mode\_Battery\_Discharge\_Current Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	IBAT_REV	R/W	0x0	Reset by:	Reverse mode battery discharge current limit:
				REG_RESET	00b = 20A 01b = 15A 10b = 10A 11b = 5A
5:2	RESERVED	R	0x0		Reserved
1	EN_CONV_FAST_T RANSIENT	R/W	0x1	Reset by: REG_RESET	Enable converter fast transient response in reverse mode only -
					0b = Disable 1b = Enable
0	HANDOFF_OC_DG	R/W	0x0	Reset by:	Deglitch on OC trip during handoff
				REG_RESET	0b = Sync 1b = 100us



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **8.1 Application Information**

The BQ25751 battery charger is ideal for high current charging (up-to 20 A) and can charge Pb-Acid batteries up-to 70 V. The BQ25751EVM evaluation module is a complete charge module for evaluating the device performance. The application curves were taken using the BQ25751EVM.

## 8.2 Typical Applications

#### 8.2.1 Typical Application (Standalone)

The device can be configured for direct power path applications, where the input source can be used to power both system as well as charge the battery. When the input source falls outside the VAC operating window programmed through ACUV and ACOV, the battery is automatically connected to the system. Figure 8-1 shows a typical schematic when using the device with power path to charge a 48V lead-acid battery from a 48V input source.




Figure 8-1. BQ25751: Standalone, 48VAC with 48V Lead-Acid Battery and 10A Charge Current



Table 8-1.	Recommended	Part N	Numbers:
------------	-------------	--------	----------

COMPONENT	VALUE	RECOMMENDED PART NUMBER
Q1, Q2	80V, 2.6mΩ	AON6276
Q3, Q4	100V, 4.3mΩ	NTMFSC4D2N10MC
Q5, Q6, Q7, Q8	100V, 8.2mΩ	AONS66920
L1	4.7uH, 15mΩ	IHLP5050EZER4R7M01

#### 8.2.1.1 Design Requirements

For this design example, use the parameters shown in the table below.

**Table 8-2. Design Parameters** 

PARAMETER	VALUE		
Input voltage operating range (V <sub>AC</sub> )	48 V		
Input current limit (I <sub>AC</sub> )	10 A		
Fast-charge current limit (I <sub>CHG</sub> )	10 A		
Battery Charge Voltage (V <sub>BAT_REG</sub> )	48 V		
Switching frequency	300 kHz		

#### 8.2.1.2 Detailed Design Procedure

## 8.2.1.2.1 ACUV / ACOV Input Voltage Operating Window Programming

The input voltage operating window is programmed by an ACUV / ACOV window with a resistor divider from VAC to GND. The top resistor, RAC1 is typically selected as 1,000 k $\Omega$  to minimize the input voltage leakage current. Assuming the desired trip-points for under-voltage and over-voltage protection are labeled V<sub>VACUVP</sub> and V<sub>VACOVP</sub>, the resistor divider required can be calculated as follows. The internal reference for the over-voltage threshold (VREF\_ACOV) is 1.2 V. The internal reference for the under-voltage threshold (VREF\_ACUV) is 1.1 V.




Figure 8-2. ACUV and ACOV Resistor Divider

$$V_{VACOVP} = \frac{1.2V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC3}}$$
 (6)

$$V_{VACUVP} = \frac{1.1V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC2} + R_{AC3}}$$
 (7)

For the default device operating window of 4.4 V to 60 V, the ACUV can be pulled up directly to VAC, while the ACOV can be pulled directly to GND.

#### 8.2.1.2.2 Charge Voltage Selection

The battery regulation voltage is programmed using a resistor divider to the FB pin. The default internal voltage reference is 1.536V, and can be changed via the VFB\_REG register bits. The top of the resistor divider is selected to be 249 k $\Omega$ .

 $R_{TOP} = 249 \text{ k}\Omega$ 



The bottom resistor can be calculated as:

$$R_{BOT} = R_{TOP} \times \frac{V_{FB}}{V_{BATREG} - V_{FB}} - R_{FBG} \tag{8}$$

where

- V<sub>FB</sub> is the target feedback voltage programmed through I<sup>2</sup>C (default 1.536 V),
- V<sub>BATREG</sub> is the desired battery regulation target (48V in this example)
- R<sub>FBG</sub> is the internal FBG pull-down resistor (33 Ω)

 $R_{FB BOT} = 8.2 k\Omega$ .

Choosing the nearest 0.1% resistor value, gives  $R_{FB\_BOT}$  = 8.2 k $\Omega$ , for a nominal charge voltage of 48 V. Further fine-tuning of the regulation voltage can be achieved by changing the internal feedback reference.

It is recommended to use 0.1% accurate resistors to maximize the charge voltage accuracy.

#### 8.2.1.2.3 Switching Frequency Selection

The switching frequency is set by a resistor connected from the FSW\_SYNC pin to PGND. The RFSW resistor required to set the desired frequency is calculated using Equation 3 or Table 7-1. A 0.1% standard resistor of 100 k $\Omega$  is selected to set  $f_{SW}$  = 300 kHz.

#### 8.2.1.2.4 Inductor Selection

Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the inductor current ( $I_I$ ) plus half the ripple current ( $I_{RIPPI,F}$ ):

$$I_{SAT} \ge I_L + \frac{1}{2}I_{RIPPLE} \tag{9}$$

The inductor ripple current in buck operation depends on input voltage ( $V_{AC}$ ), duty cycle ( $D_{BUCK} = V_{BAT}/V_{AC}$ ), switching frequency ( $f_{SW}$ ) and inductance (L):

$$I_{RIPPLE\_BUCK} = \frac{V_{AC} \times D_{BUCK} \times (1 - D_{BUCK})}{f_{SW} \times L} \tag{10}$$

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Ripple calculations should be analyzed for both forward and reverse operating modes if applicable.

Usually inductor ripple is designed in the range of (20 - 40%) maximum inductor current (in either forward or reverse mode) as a trade-off between inductor size and efficiency for a practical design.

#### 8.2.1.2.5 Input (VAC / SYS) Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the output when duty cycle is 0.5 in forward buck mode, or reverse boost mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Equation 11:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
 (11)

A combination of ceramic and bulk capacitors should be used to provide a short path for high di/dt current and to reduce the voltage ripple. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk input capacitance, it is recommended to distribute equally on either side of R<sub>AC\_SNS</sub>. The complete schematic is a good starting point for input capacitor for typical applications.

#### 8.2.1.2.6 Output (VBAT) Capacitor

The output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by where the minimum VAC corresponds to the maximum capacitor current.



$$I_{CBAT} = I_{BAT} \sqrt{\frac{V_{BAT}}{V_{AC}} - 1} \tag{12}$$

A 5-mΩ output capacitor ESR causes an output voltage ripple of 74 mV as given by:

$$\Delta V_{RIPPLE(ESR)} = I_{BAT} \times \frac{V_{BAT}}{V_{AC,min}} \times ESR$$
 (13)

A 140-µF output capacitor causes a capacitive ripple voltage of 66 mV as given by:

$$\Delta V_{RIPPLE(CBAT)} = I_{BAT} \times \frac{\left(1 - \frac{V_{AC,min}}{V_{BAT}}\right)}{C_{BAT} \times f_{SW}}$$
(14)

A combination of ceramic and bulk capacitors should be used to provide low ESR and high ripple current capacity. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk output capacitance, it is recommended to distribute equally on either side of  $R_{BAT\_SNS}$ . The complete schematic is a good starting point for  $C_{BAT}$  for typical applications.

#### 8.2.1.2.7 Sense Resistor (RAC SNS and RBAT SNS) and Current Programming

The battery current sense resistor between SRP and SRN is fixed at 5 m $\Omega$ ; using a different value is not recommended. The input current sense resistor between ACP and ACN is typically 2 m $\Omega$ , but can be changed to 5 m $\Omega$ . In USB-PD applications, a 5-m $\Omega$  sense resistor is recommended to achieve programmability in 50 mA/step whereas for power-path applications, a 2 m $\Omega$  sense resistor is preferred. In addition, if input current limit function is not desired, ACP and ACN may be shorted together. For both of these sense resistors, a filter network is recommended as shown in the Typical Application.

For both the input current and the output current, the limits may be programmed using the I<sup>2</sup>C interface or an external programming resistor on ILIM\_HIZ and ICHG pins, respectively.

**Table 8-3. Sense Resistor and Current Programming** 

PARAMETER	FORMULA	VALUE
Input Current Hardware Limit	$R_{ILIM\_HIZ} = K_{ILIM} / 20 A$	2.5 kΩ for 20 A with 2-mΩ $R_{AC\_SNS}$
Output Current Hardware Limit	R <sub>ICHG</sub> = K <sub>ICHG</sub> / 10 A	$5$ kΩ for 10 A with $5$ -mΩ $R_{BAT\_SNS}$

The default input sense resistor ( $R_{AC\_SNS}$ ) is 2 m $\Omega$ , and the register allows for a range of up-to 50-A input current limit.If a 5-m $\Omega$   $R_{AC\_SNS}$  is used, and the register is programmed to a value of 0x60, the true maximum current across the  $R_{AC\_SNS}$  will be: 50A \* 2/5 = 20 A. With a 5-m $\Omega$   $R_{AC\_SNS}$  resistor, a 6-A current limit would be achieved as:  $R_{ILIM}$  =  $K_{ILIM}$  \* (2/5) / 6A = 3.3 k $\Omega$ .

#### 8.2.1.2.8 ACFETs and BATFETs Selection

External N-channel MOSFETs are used for power path transfer. Those on the VAC side are called ACFETs and those on the VBAT side are called BATFETs.

The proper trade off for selecting these MOSFETs depends on the SOA characteristics. All FETs follow the same trend hence the same FET can be used at all places for regular operation and power path handover. It is essential to select a MOSFET that offers close to 10A Drain Current at 30V  $V_{DS}$  at DC and also has the capability to offer 100A Drain Current at 30V  $V_{DS}$  at 10  $\mu$ s without breaking. Furthermore, the SOA characteristics should be such that the maximum junction temperature should be at least 125°C. The FETs selected for this application are AON6276 and can withstand a voltage swing of up-to 30V from VAC to VBAT and vice-versa.

Even though rugged high SOA MOSFETs are being used, it is still essential to limit the maximum amount of current that is allowed to flow from the battery to the system load. This is done by setting the power path overcurrent protection to a limit of 15A. This means that the maximum load for which we can achieve a successful power path transfer from VAC to VBAT is 15A. Furthermore, it should be noted that in cases where

VAC > VBAT, the ACUV should be set to a value between VAC and VBAT. For cases where VBAT > VAC, the ACUV should be set just below VAC.

In some special cases, the battery has to be plugged into the system suddenly at a very high voltage which causes a large inrush current. This is called a battery hot plug. In such an application is desired, our recommendation is to replace the BATFETs with NTMFSC4D2N10MC FETs. These FETs have a higher threshold voltage which is desirable for hot plug applications. For hot plug applications, R9 and C36 on the EVM must be populated with a  $10\Omega$  resistor and 10nF capacitor respectively. This prevents a sudden rise and shoot through of the current and protects the FETs from being damaged.

#### 8.2.1.2.9 Converter Fast Transient Response

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. For faster transient reponse in reverse operating mode, the EN\_CONV\_FAST\_TRANSIENT bit can be set to 1. If device is not used in reverse boost mode operation, this section can be disregarded.

When the converter is operating in boost mode, the non-continuous inductor current flow to the load results in a right-half plane (RHP) zero. The RHP zero location is:

$$RHPz = \frac{V_{IN,boost}}{I_{IN,boost}} \frac{1}{2\pi L}$$
 (15)

For good phase margin, the unity gain bandwidth (UGBW) of the converter should be about 1/3 of the RHPz. The boost output capacitor ( $C_{load}$ ), and the converter transient parameters ( $R_1$ ,  $gm_1$ ) need to be scaled to move the location of the UGBW of the converter.

$$1 \approx \frac{Adiv \times gm_1(sR_1C_1 + 1)}{sC_1} \left[ \frac{V_i}{I_o \times 50m} \right] \left[ \frac{1}{1 + s\frac{CloadRload}{2}} \right]$$
 (16)

The device adjusts Adiv,  $gm_1$  and  $R_1$  based on the output voltage and the EN\_CONV\_FAST\_TRANSIENT bit setting per the table below. During some boost case scenarios, the  $C_{load}$  needs to be adjusted to limit the converter bandwidth.

BOOST OUTPUT	Adiv	C <sub>1</sub>	EN_CONV_FAST	_TRANSIENT = 0	EN_CONV_FAST_TRANSIENT = 1	
VOLTAGE	Auiv	C1	gm <sub>1</sub>	R <sub>1</sub>	gm <sub>1</sub>	R <sub>1</sub>
≤8 V	1/5	75 pF	0.4 μ	600 kΩ	2 μ	1.3 ΜΩ
8 V to 16 V	1/10	75 pF	0.47 μ	1 ΜΩ	2 μ	1.8 ΜΩ
16 V to 32 V	1/20	75 pF	0.67 μ	2.8 ΜΩ	2 μ	2.8 ΜΩ
>32 V	1/40	75 pF	2 μ	2.8 ΜΩ	2 μ	2.8 ΜΩ

**Table 8-4. Converter Fast Transient Response** 

As an example, assume the device operates in reverse boost mode from a 5V supply to provide a 7V boost output voltage with load up-to 5A and  $10\mu H$  inductor. The RHPz is approximately located at:

$$RHPz = \frac{V_{IN,boost}}{I_{IN,boost}} \frac{1}{2\pi L} = 11.4kHz \tag{17}$$

For best stability, the UGBW of the converter should be limited to 1/3 of the RHP zero, or 3.8kHz. If EN\_CONV\_FAST\_TRANSIENT = 1, the equation becomes:

$$1 \approx \frac{0.2 \times 2\mu \left(j\omega \times 1.3M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(18)

Solving the above for  $C_{load}$  gives  $\geq$ 674  $\mu$ F capacitor requirement.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



Conversely, if EN\_CONV\_FAST\_TRANSIENT = 0, the UGBW equation becomes:

$$1 \approx \frac{0.2 \times 0.4\mu \left(j\omega \times 0.6M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(19)

Solving the above for  $C_{load}$  gives  $\geq$ 51  $\mu$ F capacitor requirement. However, the minimum recommended capacitor for converter stability is 80  $\mu$ F, so this minimum value should be used.


Product Folder Links: BQ25751

Copyright © 2024 Texas Instruments Incorporated



## 8.2.1.3 Application Curves


 $C_{VAC}$  = 160  $\mu$ F,  $C_{OUT}$  = 160  $\mu$ F




Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback









## 9 Power Supply Recommendations

The power supply for the device is any DC voltage source within the specified input range. The supply should also be capable of supplying sufficient current based on the programmed input current limit. The input supply should be bypassed with a combination of electrolytic and ceramic capacitors to avoid ringing due to the parasitic impedance of the connecting cables.

When device is operating in the reverse direction, the supply at the OUTPUT should follow the same recommendations as the input supply mentioned above.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: BQ25751



# 10 Layout

# 10.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

**Table 10-1. PCB Layout Guidelines** 

COMPONENTS	FUNCTION	IMPACT	GUIDELINES
Buck high side FET, Buck low side FET, input capacitors	Buck input loop	High frequency noise, ripple, efficiency	This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs.
Sense resistors, switching FETs, inductor	Current path	Efficiency	The current path from input to output through the power stage and sense resistors has low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1- to 2-A per via for a 10-mil via with 1 oz. copper thickness.
Switching FETs, inductor	Power stage	Thermal, efficiency	The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat.
DRV_SUP, BTST1 capacitors	Switching FET gate drive	High frequency noise, parasitic ringing, gate drive integrity	The DRV_SUP capacitor is used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC.
LODRV1	Low side gate drive	High frequency noise, parasitic ringing, gate drive integrity	LODRV1 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20-mil gate drive trace width.
HIDRV1, SW1 (pin trace)	High side gate drive	High frequency noise, parasitic ringing, gate drive integrity	HIDRV1 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 are SW1. Route HIDRV1/SW1 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20-mil gate drive trace width.
Current limit resistors, FSW_SYNC resistor	IC programmable settings	Regulation accuracy, switching integrity	Pin voltage determines the settings for input current limit, output current limit and switching frequency. Ground noise on these could lead to inacuracy. Minimize ground return from these resistors to the IC ground pin.
Input (ACP, ACN) and output (SRP, SRN) current sense	Current regulation	Regulation accuracy	Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes.



**Table 10-1. PCB Layout Guidelines (continued)** 

COMPONENTS	FUNCTION	IMPACT	GUIDELINES
Input (ACUV), and output (FB, VO_SNS) voltage sensing	Voltage sense and regulation	Regulation accuracy	ACUV divider sets internal input voltage regulation in forward mode (V <sub>ACUV_DPM</sub> ). FB divider sets battery voltage regulation in forward mode (V <sub>FB_ACC</sub> ). Route the top of the divider point to the target regulation location. Avoid routing close to high power switching nodes.
Bypass capacitors	Noise filter	Noise immunity	Place lowest value capacitors closest to the IC.

## 10.2 Layout Example

Based on the above layout guidelines, the PCB layout example top view is shown below including all the key power components.




Figure 10-1. PCB Layout Reference Example Top View

For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in figure below. Use wide trace for gate drive traces, minimum 20-mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: BQ25751






Figure 10-2. PCB Layout Gate Drive and Current Sensing Signal Layer Routing



## 11 Device and Documentation Support

## 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Revision History

DATE	REVISION	NOTES
November 2024	*	Initial release



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## 13.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish <sup>(4)</sup>	MSL Peak Temp (3)	Op Temp (°C)	Device Marking <sup>(5)</sup> (6)
BQ25751RRVR	PREVIEW	VQFN	RRV	36	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQ2575X

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## 13.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25751RRVR	VQFN	RRV	36	3000	330.0	12.4	5.3	6.3	1.15	8.0	12.0	Q1

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25751RRVR	VQFN	RRV	36	3000	367.0	367.0	35.0




#### 13.3 Mechanical Data

## **PACKAGE OUTLINE**

# RRV0036A

VQFN - 1 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

  The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

# RRV0036A

VQFN - 1 mm max height



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




# **EXAMPLE STENCIL DESIGN**

# RRV0036A

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated