











**BQ25910** 

#### SLVSDU0B - SEPTEMBER 2017 - REVISED SEPTEMBER 2019

# BQ25910 I<sup>2</sup>C Controlled 6-A Three-Level Switch Mode, Single-Cell Parallel Battery Charger for Fast Charging

#### **Features**

- Parallel charger operation provides fast charging in dual charger configuration
- High efficiency 750-kHz switch mode three-level buck parallel charger
  - Reduced ripple to support low profile inductor
  - 95.4% Charge efficiency at 1.5 A from 5-V
  - 93.3% Charge efficiency at 3 A from 9-V input
  - Superior efficiency compared to traditional buck converter in compact form factor
- Single Input to support USB input and adjustable high voltage adapters
  - Support 3.9-V to 14-V input voltage range with 20-V absolute maximum input voltage rating
  - Input current limit (500 mA to 3.6 A with 100mA resolution) to support USB2.0 and USB 3.0 standard and high voltage adaptors
  - Maximum power tracking by input voltage limit (VINDPM) up to 14 V
- Flexible I<sup>2</sup>C mode for optimal system performance
- High integration includes all MOSFETs, current sensing and loop compensation
  - Lossless charge current sensing without sense resistor
- < 10-µA Low battery leakage current during standby mode
- High accuracy
  - ±0.4% Charge voltage regulation
  - ±10% Charge current regulation
  - ±7.5% Input current regulation
  - Remote differential battery sensing
- Safety
  - Thermal regulation and thermal shutdown
  - Input UVLO and overvoltage protection
  - Battery OVP
  - Input dynamic power management (DPM)
  - Charging safety timer
  - Flying capacitor short circuit protection
  - Output voltage short circuit protection
- Available in 36-ball WCSP package

# 2 Applications

- Smart phone
- **Tablet**
- Wireless charging
- Portable electronics
- Electronic point of sales (ePOS)

# Description


The BQ25910 is an integrated three-level switchmode parallel battery charge management device for single cell Li-ion and Li-polymer batteries. Utilization of the three-level converter maintains highest switchmode operation efficiency while reducing solution footprint and increasing power density. The device supports fast charging with high input voltage for a wide range of portable devices. The solution integrates reverse-blocking FET (Q<sub>BLK</sub>), and four switching FETs (Q<sub>HSA</sub>, Q<sub>HSB</sub>, Q<sub>LSB</sub>, Q<sub>LSA</sub>). The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ25910	DSBGA (36)	2.41 mm x 2.44 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





# **Table of Contents**


1	Features 1	7.5 Programming	24
2	Applications 1	7.6 Register Maps	28
3	Description 1	8 Application and Implementation	43
4	Revision History2	8.1 Application Information	43
5	Pin Configuration and Functions	8.2 Typical Application	43
6	Specifications5	9 Power Supply Recommendations	50
•	6.1 Absolute Maximum Ratings	10 Layout	51
	6.2 ESD Ratings	10.1 Layout Guidelines	51
	6.3 Recommended Operating Conditions	10.2 Layout Example	52
	6.4 Thermal Information	11 Device and Documentation Support	53
	6.5 Electrical Characteristics	11.1 Device Support	53
	6.6 Timing Requirements	11.2 Receiving Notification of Documentation Updates	53
	6.7 Typical Characteristics	11.3 Community Resources	53
7	Detailed Description	11.4 Trademarks	53
	7.1 Overview 13	11.5 Electrostatic Discharge Caution	. 53
	7.2 Functional Block Diagram	11.6 Glossary	53
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes21	Information	53

# 4 Revision History

Changes from Revision A (February 2018) to Revision B	Page
Changed t <sub>BAT_LOWV_DGL</sub> from 20 ms to 170 ms in Timing Requirements section	11
Changed DEV_REV default value from 0b001 to 0b010 in REG0D register Part Information Register (Address = Di [reset = 0Ah]	,
Changes from Original (September 2017) to Revision A	Page
Changed from Advance Information to Production Data	1



# 5 Pin Configuration and Functions



(1) Top View = Xray through a soldered down part with A1 starting in upper left hand corner.



# **Pin Functions**

Р	riN	.,_	D-CODIE-COL				
NAME	NO.	- I/O	DESCRIPTION				
BATN	F4	AI	Negative Battery Sense Terminal – Kelvin connect via $100-\Omega$ resistor as close as possible to negative battery terminal				
BATP	F5	AI	Positive Battery Sense Terminal – Kelvin connect via $100-\Omega$ resistor as close as possible to positive battery terminal				
CAUX	F2	Р	Auxiliary Capacitor – Bypass CAUX to GND with at least a 4.7-μF, 10-V ceramic capacitor				
CDRV+	D1	Р	Gate Drive Supply Positive Terminal – CDRV is used to generate multilevel gate drive rails.  Connect a 220-nF, 6.3-V ceramic capacitor across CDRV+ and CDRV				
CDRV-	E1	Р	Gate Drive Supply Negative Terminal – CDRV is used to generate multilevel gate drive rails.  Connect a 220-nF, 6.3-V ceramic capacitor across DRV+ and DRV				
	А3		·				
051.1/	В3		Flying Capacitor Positive Terminal – Connect 20-μF, 16-V ceramic capacitor across				
CFLY+	C3	P	CFLY+ and CFLY Refer to Application and Implementation section for more information on selecting CFLY.				
	D3						
	A5						
	B5		Flying Capacitor Negative Terminal – Connect 20-μF, 16-V ceramic capacitor across				
CFLY-	C5	Р	CFLY+ and CFLY Refer to Application and Implementation section for more information on				
	D5		selecting CFLY.				
	E5						
	A6						
GND	B6		Ground Return				
	C6	<u>-</u> -					
	D6						
	E6						
IND_SNS	F6	AI	Output Inductor Sense Input – Kelvin connect as close as possible to the output of the switched inductor.				
ĪNT	E3	DO	<b>Open-Drain Interrupt Output</b> – Connect $\overline{\text{INT}}$ to the logic rail via a 10-kΩ resistor. The $\overline{\text{INT}}$ pin sends active low, 256-μs pulse to the host to report charger device status and fault.				
	A2						
PMID	B2	Р	Reverse Blocking MOSFET and QHSA MOSFET Connection – Given the total input capacitance, place 1 μF on VBUS, and the rest on PMID, as close to the device as possible.				
T WIID	C2	_	Typical value: 10-μF, 25-V ceramic capacitor				
	D2						
REGN	F3	Р	<b>Gate Drive Supply</b> – Bias supply for internal MOSFETs driver and device. Bypass REGN to GND with a 4.7-μF, 10-V ceramic capacitor.				
SCL	F1	DI	$\mbox{I$^2$C}$ Interface Open-Drain Clock Line – Connect SCL to the logic rail through a 10-k $\Omega$ resistor.				
SDA	E2	DIO	I <sup>2</sup> C Interface Open-Drain Data Line – Connect SDA to the logic rail through a 10-kΩ resistor.				
	A4						
	B4		Inductor Connection – Connect to the switched side of the external inductor				
SW	C4	Р	(Recommended: 330 nH for up to 9-V applications or 470 nH for up to 12-V applications).				
	D4		Refer to Application and Implementation section for more information on selecting inductor.				
	E4						
	A1		Institute Countries   VIDLIG in acceptant of the section of DO and In DO AND				
VBUS	B1 P	Р	<b>Input Supply</b> – VBUS is connected to the external DC supply. Bypass VBUS to GND with at least 1-μF, 25-V ceramic capacitor, placed as close to the device as possible.				
	C1		, , , , , , , , , , , , , , , , , , , ,				



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	VBUS (converter not swite	ching)	-2	20	V
	PMID (converter not switching)		-0.3	20	V
	CDRV+, CDRV-		-0.3	20	V
Voltage range (with	CFLY+		-0.3	16 <sup>(2)</sup>	V
respect to GND)	CFLY+ to SW, SW to CFLY-, CFLY- to GND, CAUX to GND	DC	-0.3	7	V
		Pulse < 30ns	-0.3	11	V
	BATP, BATN, IND_SNS		-0.3	6	V
	REGN	-0.3	6	V	
Voltage range (with respect to GND)	SDA, SCL, /INT		-0.3	6	V
Output sink current /INT			6	mA	
Junction Temperature, T <sub>J</sub>		-40	150	°C	
Storage temperature, T	stg		-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				UNIT
V <sub>(ESD)</sub>		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> This condition is contingent on the fact that 0V < V<sub>CFLY</sub> < 8V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
$V_{VBUS}$	Input voltage	3.9	14 <sup>(1)</sup>	V
I <sub>VBUS</sub>	Average input current (VBUS)		3.3	Α
I <sub>SW</sub>	Average output current (SW)		6	A
$V_{BAT}$	Battery voltage (BATP - BATN)		4.775	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

<sup>(1)</sup> The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either CFLY+, SW, or CFLY- pins. A tight layout minimizes switching noise.

#### 6.4 Thermal Information

		BQ25910	
	THERMAL METRIC <sup>(1)</sup>	YFF (DSBGA)	UNIT
		36-PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	52.8	°C/W
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	0.3	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	11.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	11.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
QUIESCENT CUR						
I <sub>BAT</sub>	Battery discharge current (BATP, BATN, SW)	VBAT = 4.5V, VBUS = 0 - 5V, SCL, SDA = 0V or 1.8V, T <sub>J</sub> < 85°C, EN_CHG = 0		6.5	10	μА
		VBUS = 5V, High-Z Mode, no battery			30	μΑ
I <sub>VBUS_HIZ</sub>	Input supply current (VBUS) in HIZ	VBUS < V <sub>VBUS_OV</sub> , High-Z Mode, no battery			50	μА
1	Input supply current (VBUS)	VBUS > V <sub>SLEEPZ</sub> , V <sub>BAT</sub> = 3.8V, ICHG = 0A, converter not switching			5.5 10 30 50 20 13 14 60 110 20 275 1.3 14.7 65 14 3.7 20 14 22 22 40 12 20 8 13 8 13 8 13	μА
I <sub>VBUS</sub>	Imput supply current (VBOS)	$VBUS > V_{SLEEPZ}$ , $V_{BAT} = 3.8V$ , converter switching, $IOUT = 0A$		13		mA
VBUS / VBAT PO	WER UP					
$V_{VBUS\_OP}$	VBUS operating range		3.9		14	V
V <sub>VBUS_UVLOZ</sub>	VBUS rising for active I2C, no battery	VBUS rising	3.6			V
V <sub>SLEEP</sub>	Enter sleep mode threshold	VBUS falling, VBUS - VBAT, VBAT = 4V, T <sub>J</sub> = 0°C - 85°C	15	60	110	mV
V <sub>SLEEPZ</sub>	Exit sleep mode threshold	VBUS rising, VBUS - VBAT, VBAT = 4V, T <sub>J</sub> = 0°C - 85°C	115	220	275	mV
1/	VBUS over-voltage rising threshold	VBUS rising	14	14.3	14.7	V
$V_{VBUS\_OV}$	VBUS over-voltage falling threshold	VBUS falling	13.3	13.65	14	V
V <sub>BAT_UVLOZ</sub>	Battery for active I2C, no VBUS		2.3			V
V <sub>POORSRC</sub>	Bad adapter detection threshold			3.7		V
I <sub>POORSRC</sub>	Bad adapter detection current source			20		mA
POWER-PATH						
R <sub>ON_QBLK</sub> (QBLK)	Top reverse blocking MOSFET on- resistance between VBUS and PMID (QBLK)	T <sub>J</sub> = -40°C - 125°C		14	22	mΩ
R <sub>ON_QHSA</sub> (Q1)	Outer, high-side switching MOSFET on-resistance between PMID and CFLY+ (Q1)	T <sub>J</sub> = -40°C - 125°C		22	40	mΩ
R <sub>ON_QHSB</sub> (Q3)	Inner, high-side switching MOSFET on-resistance between CFLY+ and SW (Q3)	T <sub>J</sub> = -40°C - 125°C		12	20	mΩ
R <sub>ON_QLSB</sub> (Q4)	Inner, low-side switching MOSFET on-resistance between SW and CFLY- (Q4)	T <sub>J</sub> = -40°C - 125°C		8	13	mΩ
R <sub>ON_QLSA</sub> (Q2)	Outer, low-side switching MOSFET on-resistance between CFLY- and GND (Q2)	T <sub>J</sub> = -40°C - 125°C		8	13	mΩ
BATTERY CHARG	GER					
V <sub>REG_RANGE</sub>	Typical charge voltage regulation range		3.5		4.775	V
V <sub>REG_STEP</sub>	Typical charge voltage regulation step			5		mV
V <sub>REG_ACC</sub>	Charge voltage regulation accuracy	VREG = 4.2V or 4.35V or 4.4V, T <sub>J</sub> = -40°C - 85°C	-0.4		0.4	%
I <sub>CHG_RANGE</sub>	Typical charge current regulation range		1000		6000	mA
I <sub>CHG_STEP</sub>	Typical charge current regulation step			50		mA
I <sub>CHG_ACC</sub>	Charge current regulation accuracy	ICHG = 2A, 3A, 4A, 5A, 6A, T <sub>J</sub> = -40°C - 85°C	-10		10	%



# **Electrical Characteristics (continued)**

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $V_{J} = -40^{\circ}$ C to +125°C, and  $V_{J} = 25^{\circ}$ C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>TERM_ACC</sub>	Termination current regulation accuracy	VBUS = 9V, ICHG = 4A, ITERM = 1.0A, $T_J = 0$ °C - 85°C	0.9	1	1.1	Α
V <sub>BAT_SHORT</sub>	Short battery voltage falling threshold	VBAT falling	1.85	2.00	2.15	V
V	VBAT LOWV Rising threshold to start fast-charging	VBAT rising, VBATLOW = 3.2V	3.1	3.2	3.3	V
V <sub>BAT_LOWV</sub>	VBAT LOWV Falling threshold to stop fast-charging	VBAT falling, VBATLOW = 3.2V	2.9	3	1.1 2.15	V
Voltarious	VBAT LOWV Rising threshold to start fast-charging	VBAT rising, VBATLOW = 3.5V	3.4	3.5	3.6	V
$V_{BAT\_LOWV}$	VBAT LOWV Falling threshold to stop fast-charging	VBAT falling, VBATLOW = 3.5V	3.2	3.3	3.4	V
R <sub>BATP</sub>	BATP Input resistance	VBAT = 4V, VBUS = 5V, EN_CHG = 0		0.6		МΩ
R <sub>BATN</sub>	BATN Input resistance	VBAT = 4V, VBUS = 5V, EN_CHG = 0		0.6		$M\Omega$
INPUT VOLTAG	E / CURRENT REGULATION					
V <sub>INDPM_RANGE</sub>	Input voltage regulation range		3.9		14	V
V <sub>INDPM_STEP</sub>	Input voltage regulation step			100		mV
		VINDPM = 4.3V	4.121	4.3	4.447	V
$V_{INDPM\_ACC}$	Input voltage regulation accuracy	VINDPM = 7.8V	7.566	7.8	2.15 2.2 3.3 3 3.1 3.5 3.6 3.3 3.4 3.6 3.3 4.447 3.8 8.034 3.8 11.124 3600 00 500 1500 2500 3000 04 106 02 103	V
		VINDPM = 10.8V	10.476	10.8		V
I <sub>INDPM_RANGE</sub>	Input current regulation range		500		3600	mA
I <sub>INDPM_STEP</sub>	Input current regulation step			100		mA
		IINDPM = 500mA, T <sub>J</sub> = -40°C - 85°C	410	410 500	mA	
	land a support or sulption or source.	IINDPM = 1500mA, T <sub>J</sub> = -40°C - 85°C	1275		3600 100 500 1500 2500	mA
INDPM_ACC	input current regulation accuracy	IINDPM = 2500mA, T <sub>J</sub> = -40°C - 85°C	2125		2500	mA
Input voltage regulation range   VINDPM_RANGE   Input voltage regulation step   VINDPM_STEP   Input voltage regulation accuracy   VINDPM = 4.3V   VINDPM = 7.8V   VINDPM = 10.8V	2540		3000	mA		
BATTERY OVER	R-VOLTAGE PROTECTION					
V	Battery over-voltage rising threshold	VBAT rising, as percentage of VREG	102	104	106	%
VBAT_OVP	Battery over-voltage falling threshold	VBAT falling, as percentage of VREG	100	102	103	%
THERMAL REG	ULATION AND THERMAL SHUTDOWN					
<b>T</b>	Junction temperature regulation	TREG = 80°C		80		°C
REG	accuracy	TREG = 120°C		120		°C
<b>T</b>	Thermal Shutdown Rising threshold	Temperature Increasing		150		°C
T <sub>SHUT</sub>	Thermal Shutdown Falling threshold	Temperature Decreasing		120	1.1 2.15 3.3 3.1 3.6 3.4  14 4.447 8.034 11.124 3600 500 1500 2500 3000 106 103	°C
BUCK MODE O	PERATION					
F <sub>SW</sub>	PWM switching frequency	Switching-node frequency	1.35	1.5	1.65	MHz
D <sub>MAX</sub>	Maximum PWM Duty Cycle			97		%
REGN LDO		•	+			•
W	DECNIEDO autro torollo de	V <sub>VBUS</sub> = 12V, I <sub>REGN</sub> = 40mA	4.85	5		V
$V_{REGN}$	REGN LDO output voltage	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 20mA	4.7	4.8		V
I <sub>REGN</sub>	REGN LDO current limit	$V_{VBUS} = 5V$ , $V_{REGN} = 3.8V$	50			mA



# **Electrical Characteristics (continued)**

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OV}$  and  $V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I2C INTERFAC	CE (SCL, SDA)					
V <sub>IH</sub>	Input high threshold level, SDA and SCL	Pull-up rail 1.8V	1.3			V
V <sub>IL</sub>	Input low threshold level, SDA and SCL	Pull-up rail 1.8V			0.4	V
V <sub>OL</sub>	Output low threshold level, SDA	Sink current = 5mA			0.4	V
I <sub>BIAS</sub>	High level leakage current, SDA and SCL	Pull-up rail 1.8V			1	μА
LOGIC OUTPU	JT PIN (/INT)					
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.4	V
I <sub>OUT_BIAS</sub>	High level leakage current	Pull-up rail 1.8V			1	μΑ




# 6.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBUS/BAT POW	/ER UP					
t <sub>VBUS_OV</sub>	VBUS OVP reaction time	VBUS rising above V <sub>BUS_OV</sub> threshold to converter turn off		200		ns
t <sub>POORSRC</sub>	Bad adapter detection duration			30		ms
BATTERY CHAP	RGER					
t <sub>BAT_LOWV_DGL</sub>	Deglitchg time for BAT_LOWV comparator	VBAT crossing VBAT_LOWV threshold (rising and falling)		170		ms
t <sub>TERM_DGL</sub>	Deglitch time for charge termination	Charge current falling below I <sub>TERM</sub>		250		ms
t <sub>BATOVP_DGL</sub>	Deglitch time for battery over-voltage to disable charge			1		μs
t <sub>SAFETY</sub>	Charge Safety Timer Accuracy	CHG_TIMER[1:0] = 12 hours	10.8	12	13.2	hr
I2C INTERFACE						
f <sub>SCL</sub>	SCL clock frequency				1000	kHz
DIGITAL CLOCK	AND WATCHDOG TIMER					
f <sub>DIG</sub>	Digital clock	REGN LDO enabled	1.35	1.5	1.65	MHz
t <sub>WDT</sub>	Watchdog Reset time	WATCHDOG[1:0] = 160s, REGN LDO enabled	136	160		sec



# 6.7 Typical Characteristics




Copyright © 2017–2019, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**



Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



# 7 Detailed Description

#### 7.1 Overview

The BQ25910 is an integrated three-level switch-mode parallel battery charge management device for single cell Li-ion and Li-polymer batteries. Utilization of the three-level converter maintains highest switch-mode operation efficiency while reducing solution footprint and increasing power density. The device supports fast charging with high input voltage for a wide range of portable devices. The solution integrates reverse-blocking FET ( $Q_{BLK}$ ), and four switching FETs ( $Q_{HSA}$ ,  $Q_{HSB}$ ,  $Q_{LSB}$ ,  $Q_{LSA}$ ). The I<sup>2</sup>C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port, and USB compliant adjustable high voltage adapter. The device is compliant with USB 2.0 and USB 3.0 power specifications with input current and voltage regulation.

After initiating a charging cycle with host control, the device completes a charging cycle without software control. It automatically detects battery voltage and charges the battery in two-phases: constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit (termination current) in the constant voltage phase.

The device provides various safety features for battery charging, including charging safety timer, battery overvoltage, and over-current protections. Thermal regulation reduces charge current when the device junction temperature exceeds 120°C (programmable via I<sup>2</sup>C). The INT output immediately notifies the host when the charger changes state or a fault occurs.

The BQ25910 is available in space-saving 36-bump 2.41 x 2.44 mm<sup>2</sup> WCSP.



#### 7.2 Functional Block Diagram

The device is a highly integrated 6-A three-level switch-mode parallel battery charger for single-cell Li-ion and Li-polymer batteries. It integrates a reverse-blocking FET (QBLK), four switching FETs for three-level operation (QHSA – QLSA), and bootstrap cap control to drive HS gates.




Figure 13. BQ25910 I<sup>2</sup>C Controlled Functional Block Diagram

#### 7.3 Feature Description

# 7.3.1 Device Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and VBAT. When  $V_{VBUS}$  rises above  $V_{VBUS\_UVLOZ}$ , or  $V_{BAT}$  rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator and battery depletion comparator are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.



#### 7.3.2 Device Power Up from Battery without Input Source

If only battery is present, the device consumes up to  $I_{BAT}$  quiescent current. The REGN LDO stays off to minimize the current draw.  $I^2C$  interface is ready for communication as long as  $V_{BAT}$  is above  $V_{BAT}$  uvloz.

#### 7.3.3 Device Power Up from Input Source

When an input source is plugged in, and the EN\_CHG bit is set to 1, the device checks the input source voltage and battery voltage to turn on REGN LDO, all the bias circuits and begin charging. The startup sequence from input source is as listed:

- 1. Power up REGN LDO
- 2. Poor source qualification
- 3. C<sub>FLY</sub> and C<sub>AUX</sub> pre-charging routine
- 4. Converter Power-up

#### 7.3.4 Power Up REGN LDO

The REGN LDO supplies internal bias circuits and power FET gate drivers. The pull-up rail of INT can be connected to REGN as well. The REGN LDO is enabled when all the following conditions are met:

- 1. VBUS above  $V_{BUS\_UVLOZ}$
- 2. VBUS above V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- 3. VBUS below  $V_{VBUS\ OV}$
- 4.  $V_{BAT}$  above  $V_{BAT\_LOWV}$
- 5. EN\_CHG bit = 1
- 6. ICHG ≠ 0 A

If one of the above conditions is not met, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than  $I_{VBUS\ HIZ}$  from VBUS in this state.

#### 7.3.5 Poor Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to operate the buck converter:

- 1. VBUS voltage below V<sub>VBUS OV</sub>
- 2. VBUS voltage above V<sub>POORSRC</sub> when pulling I<sub>POORSRC</sub> (typical 20 mA)

Once the conditions are met, the status register bit PG\_STAT is set high and the  $\overline{\text{INT}}$  pin is pulsed to signal the host. If VBUS\_OV is detected (condition 1 above), the device automatically retries detection once the overvoltage fault goes away. If a poor source is detected (condition 2 above), the device repeats poor source qualification routine every 2 seconds. After 7 consecutive failures, the device sets POORSRC\_STAT, sends an INT pulse to notify the host, goes to HIZ mode and resets EN\_CHG bit. Adapter re-plugin and/or EN\_CHG toggle is required to restart device operation.

#### 7.3.6 Converter Power-Up

Prior to converter switching, the flying and auxiliary capacitors, CFLY, and CAUX are charged to VBUS/2. After the capacitors have been pre-charged, the converter is enabled and the switching FETs  $Q_{HSA}-Q_{LSB}$  start switching. As a battery charger, the device deploys a highly-efficient 750-kHz three-level step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The charge current is soft-started into the desired value by starting from 300 mA and increasing the current up to ICHG programmed value over time. This "soft-start" also applies when increasing the ICHG register value while charging.



#### 7.3.7 Three-Level Buck Converter Theory of Operation

The three-level converter is a combination of a switched capacitor and a switched inductor circuit. Assuming the flying capacitor, CFLY, remains balanced at VIN/2, the VSW node can be presented with three different voltages: VIN, VIN/2, and GND. The gate driving scheme is similar to a two-phase buck converter. The outer FETs (QHSA and QLSA) are driven with a complimentary signal with duty cycle D = VOUT/VIN. The inner FETs (QHSB and QLSB) are driven with a second complimentary signal of equal duty cycle, but phase shifted by 180°. By employing this driving scheme, there is a smooth transition around 50% duty ratio, where the VSW node moves from presenting GND and VIN/2 to presenting VIN and VIN/2.

The three-level can achieve higher efficiency which cannot be easily obtained using traditional buck converter. The high efficiency is due to reduced inductor ripple (volt-seconds), reduced switching loss, and use of a compact inductor with lower DCR. The device integrates low R<sub>DSON</sub> FETs to optimize conduction loss. It also integrates control circuit to monitor CFLY stability and pre-conditioning.




Figure 14. (a) Three-Level Buck Converter Circuit, (b) Time-Domain V<sub>SW</sub> and V<sub>O</sub> Waveforms, and (c) Inductor Current Ripple Comparison Across Duty Ratio




Figure 15. Three-Level Buck Converter States for Duty Ratios < 0.50




Figure 16. Three-Level Buck Converter States for Duty Ratios > 0.50



#### 7.3.8 Host Mode and Default Mode

#### 7.3.8.1 Host Mode and Default Mode in BQ25910

The BQ25910 is a host controlled charger, and will automatically shut off when the I<sup>2</sup>C watchdog timer is not reset within the timer period. In default (HIZ) mode, the device automatically disables charging until the host writes the EN\_CHG bit high again and resets the watchdog timer via the WD\_RST bit. When the charger is in default mode, WD\_STAT bit is HIGH. When the charger is in host mode, WD\_STAT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings. In default mode, the device remains in HIZ mode and will not charge the battery.

Writing a 1 to the WD\_RST bit forces the charger out of default mode and into host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer is expired (WD\_STAT bit = 1), the device returns to default mode and registers are reset to default values except as detailed in the  $I^2C$  register section. As long as the watchdog timer is expired (WD\_STAT bit = 1), the device remains in Default Mode without charging the battery, regardless of the EN\_CHG bit state. In order to enable charge after watchdog expired, write WD\_RST = 1, and EN\_CHG = 1.




Figure 17. Watchdog Timer Flow Chart

The REG\_RST bit can be used to reset all of the registers (except STATUS registers) to their default value at any time.

## 7.3.9 Battery Charging Management

The device charges single-cell Li-lon battery with up to 6-A charge current for high-capacity battery.

#### 7.3.9.1 Autonomous Charging Cycle

When battery charging is enabled (EN\_CHG bit = 1) and the battery is above  $V_{BAT\_LOWV}$ , the device autonomously completes a charging cycle. The device default charging parameters are listed in Table 1. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through  $I^2C$ .



**Table 1. Charging Parameter Default Settings** 

PARAMETER	VALUE		
VBAT to start fast charge (VBATLOWV)	3.5 V		
Charging voltage (VREG)	4.350 V		
Charging current (ICHG)	3.500 A		
Termination current (ITERM)	1.000 A		
Safety timer (CHG_TIMER)	12 hours		

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by EN CHG bit, and ICHG register is not 0 mA
- Battery voltage above V<sub>BAT LOWV</sub>
- · No safety timer fault

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, and device not in DPM mode or thermal regulation. Once termination is detected, an INT is asserted to the host and the EN\_CHG bit gets reset to zero. After the charge is done, EN\_CHG bit can initiate a new charging cycle.

Once a charging cycle is complete, an  $\overline{\text{INT}}$  pulse is asserted to notify the host. In addition the status register (CHRG\_STAT) indicates the different charging phases (any change in CHRG\_STAT will generate an  $\overline{\text{INT}}$  to notify the host):

- 000: Charging disable
- 001: Reserved
- 010: Reserved
- 011: Fast charge (constant current mode)
- 100: Taper charge (constant voltage mode)
- 101: Reserved
- 110: Reserved
- 111: Reserved

#### 7.3.10 Master Charger and Parallel Charger Interactions

A master charger is required in the system to manage pre-charging and full termination of the battery. The BQ25910 monitors the battery voltage and compares it to  $V_{BAT\_LOWV}$  to ensure battery can safely take fast-charge current. Once the BQ25910 turns on and begins fast-charging, the host has two options: disable (HIZ) the master charger, or continue running the master charger along with the parallel charger.

For the first option, once battery voltage reaches  $V_{BAT\_LOWV}$ , the master charger maintains the BATFET on to supply system from battery (EN\_HIZ = 1 on master charger), and the BQ25910 provides both the charge current and system current if required. It is recommended to select  $V_{BAT\_LOWV}$  equal to minimum system voltage in order to maintain system operation during transition. The BQ25910 will then fast-charge the battery up to VREG and continue to regulate voltage while battery current tapers down. After the BQ25910 detects termination, the host can re-enable the master charger to regulate battery voltage in CV mode down to lower termination currents.

The second mode of operation requires both chargers to stay on. In order to maximize efficiency, it is recommended to run the master charger at lower charge current than the BQ25910. For example, the master charger might be set at 1 A and the BQ25910 at 3.5 A to achieve total charge current of 4.5 A. In this mode of operation, the master charger provides mostly system current, while the BQ25910 provides mostly charge current. In this mode of operation, the BQ25910 can select  $V_{\text{BAT\_LOWV}}$  as low as the battery dictates for fast-charge, since the master charger can maintain system voltage regulation and ensure system continues to operate through the transition. After the BQ25910 detects termination, the master charger automatically continues to regulate battery voltage in CV mode down to lower termination current.

Figure 18 shows both options with charge current for each device as well as battery voltage.






Figure 18. Master Charger and BQ25910 Handoff

#### 7.3.11 Battery Charging Profile

The device charges the battery in two phases: constant current, and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and regulates current / voltage as needed. If the battery voltage is below  $V_{BAT\_LOWV}$ , it is the master charger responsibility to increase VBAT up to  $V_{BAT\_LOWV}$  so the parallel charger can initiate fast charging. As BAT increases to  $V_{BAT\_LOWV}$ , the master charger can stay in HIZ and the BQ25910 can start fast-charging the battery with up-to 6-A ICHG. Alternatively, the master charger can remain on to maintain the system load from adapter, while the BQ25910 charges the battery. The default charging settings can be found in Table 2.

**Table 2. Battery Charger Setting** 

VBAT	CHARGING CURRENT	REG DEFAULT SETTING	CHRG_STAT
< 2 V	Master controlled (IBATSHORT)	BQ25910 off	000
2 V – V <sub>BAT_LOWV</sub>	Master controlled (IPRECHG)	BQ25910 off	000
> V <sub>BAT_LOWV</sub>	ICHG	3.500 A	011
VREG	TAPER down to ITERM	4.350 V	100

If the charger device is in DPM regulation or thermal regulation during charging, the charging current can be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




Figure 19. Battery Charging Profile Highlighting Parallel Charger Region of Operation

After the device signals charge termination done (CHRG\_TERM\_FLAG = 1), the master charger may choose to continue charging in CV mode or finish the charging cycle completely. The BQ25910 will not start a re-charge cycle automatically, and a toggle on EN\_CHG bit is required to restart a charge cycle.

# 7.3.11.1 Charging Termination

The device terminates a charge cycle when the battery voltage is at VREG, and the current is below termination current (ITERM). After the charging cycle is completed, the converter turns off and enters HIZ mode. At this point, the master charger can continue charging the battery down to a lower termination current, or just provide the system load from the adapter through its buck converter.

When termination occurs, the status register CHRG\_STAT is set to 000, the CHRG\_TERM\_FLAG is set to 1, and an INT pulse is asserted to the host. The CHRG\_TERM\_FLAG should be used to determine if termination was detected. Termination is temporarily disabled when the charger device is in input current, input voltage or thermal regulation.

Termination can be disabled by writing 0 to EN\_TERM bit prior to charge termination. In this case, the device will continue regulating the battery voltage to VREG value until the safety timer runs out or until the EN\_CHG bit is cleared.

#### 7.3.11.2 Differential Battery Voltage Remote Sensing

For high current charging systems, resistance between the charger output and battery cell terminal such as board routing, connector, MOSFETs and sense resistor can force the charging process to move from constant current to constant voltage too early, thereby increasing charge time. To speed up the charging cycle, the device provides differential remote sensing terminals for battery positive and negative terminals, which can extend the constant current charge time to deliver maximum power to the battery.

The device regulates BATP – BATN =  $V_{BAT}$  to the programmed VREG voltage. By connecting the sense terminals as close the battery as possible, the charger can deliver maximum charging power to battery. The kelvin connections to the battery can be made via a  $100-\Omega$  resistor.



#### 7.3.11.3 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The user can program fast charge safety timer through  $I^2C$  (CHG\_TIMER bits). When safety timer expires, the TMR\_FLAG bit is set to 1, and an  $\overline{INT}$  pulse is asserted to the host. The safety timer feature can be disabled via  $I^2C$  using EN\_TIMER bit.

During input voltage, current or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IINDPM\_STAT = 1) throughout the whole charging cycle, and the safety timer is set to 5 hours, then the timer will expire in 10 hours. This half clock rate feature can be disabled by setting TMR2X\_EN = 0. Changing the TMR2X\_EN bit while the device is running has no effect on the safety timer count, other than forcing the timer to count at half the rate under the conditions dictated above.

#### 7.4 Device Functional Modes

## 7.4.1 Lossless Current Sensing

In high current charging systems, extra resistance between the charger output and the battery contribute to power loss and temperature rise. The BQ25910 regulates the output current without the need of a sense resistor, thereby reducing system power loss and operating temperature. Switching FET current information is used in conjunction to inductor DCR sensing to regulate output current accurately. For optimal operation, the voltage drop across the DCR should be below 180 mV. For example, to achieve 6-A charging, the DCR should be below 30 m $\Omega$ . In addition to lossless current regulation, the switching FET current is monitored on a cycle-by-cycle basis to ensure safe operation.

#### 7.4.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over-loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

During DPM mode, the status register bits VINDPM\_STAT (VINDPM) and/or IINDPM\_STAT (IINDPM) is/are set to 1. Figure 20 shows the IINDPM response with 9-V/1.33-A (12-W) adapter, 4.0-V battery, 3.5-A charge current, and BQ25910 in CV mode.



#### **Device Functional Modes (continued)**




Figure 20. DPM Response

# 7.4.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-μs INT pulse.

- 1. Good input source detected (three conditions below met)
  - V<sub>VBUS</sub> > V<sub>BAT</sub> (not in sleep)
  - $V_{VBUS} < V_{VBUS\_OV}$
  - V<sub>VBUS</sub> > V<sub>VPOORSRC</sub> (typ 3.7 V) when I<sub>POORSRC</sub> (typ 20 mA) current is applied (not a poor source)
- 2. Good input source removed
- 3. POORSRC routine failed 7 consecutive times (connected adaptor was found to be a poor source)
- 4. Capacitor pre-charge routine failed (CFLY / CAUX failed to pre-charge)
- 5. Entering IINDPM regulation
- 6. Entering VINDPM regulation
- 7. Entering device Junction Temperature Regulation

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



# **Device Functional Modes (continued)**

- 8. I<sup>2</sup>C Watchdog timer expired
  - At initial power-up, this INT gets asserted to signal I<sup>2</sup>C is ready for communication
- 9. Charger changes state (CHRG\_STAT value change)
- 10. VBUS over-voltage detected
- 11. Junction temperature shutdown (TSHUT)
- 12. Battery over-voltage detected (BATOVP)
- 13. CFLY fault detected
- 14. Charge Safety Timer Expired

Each one of these  $\overline{\text{INT}}$  sources can be masked off to prevent  $\overline{\text{INT}}$  pulses from being sent out when they occur. Three bits exist for each one of these events:

- The STAT bit holds the current status of each INT source
- The FLAG bit holds information on which source produced an INT, regardless of current status.
- The MASK bit is used to prevent the device from sending out INT for each particular event.

When one of the above conditions occurs, the device sends out an  $\overline{\text{INT}}$  pulse and keeps track of which source generated the  $\overline{\text{INT}}$  via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.




Figure 21. INT Generation Behavior Example

#### 7.4.4 Protections

#### 7.4.4.1 Voltage and Current Monitoring

The device closely monitors the input and output voltage, as well as switching FET currents for safe buck mode operation.



#### **Device Functional Modes (continued)**

#### 7.4.4.1.1 Input Over-Voltage (V<sub>VBUS OV</sub>)

The valid input voltage range for buck mode operation is  $V_{VBUS\_OP}$ . If VBUS voltage exceeds  $V_{VBUS\_OV}$ , the device stops switching immediately to protect the power FETs. During input over-voltage, an INT pulse is asserted to signal the host, and the VBUS\_OVP\_STAT and VBUS\_OVP\_FLAG fault register bits get set. The device automatically starts switching again when the over-voltage condition goes away.

#### 7.4.4.1.2 Input Under-Voltage (V<sub>POORSRC</sub>)

The valid input voltage range for buck mode operation is  $\underline{V}_{VBUS\_OP}$ . If VBUS voltage falls below  $V_{POORSRC}$ , the device stops switching. During input under-voltage, an INT pulse is asserted to signal the host, and the PG\_STAT bit gets cleared. The PG\_FLAG bit will get set to signal this event. The device automatically attempts to restart switching when the under-voltage condition goes away.

# 7.4.4.1.3 Flying Capacitor Over- or Under-Voltage Protection (V<sub>CFLY\_OVP</sub> and V<sub>CFLY\_UVP</sub>)

Under normal operating conditions the flying capacitor is balanced by the converter. However, during line transients or other failures, capacitor mis-balance is possible. The device constantly monitors the flying capacitor voltage. If VCFLY exceeds the protection limits, the device stops switching immediately. When this fault is detected, an INT pulse is asserted to notify the host, and the CFLY\_STAT and CFLY\_FLAG fault register bits get set. The device automatically attempts to re-balance the cap and resumes charging if successful. If the device fails to re-balance CFLY, the CAP\_COND\_STAT and CAP\_COND\_FLAG fault register bits get set, and an EN\_CHG toggle is required to re-attempt charging.

#### 7.4.4.1.4 Over Current Protection

The device monitors the outer switching FET current on a cycle-by-cycle basis. If an over-current is detected, the device responds by forcing the switching FETs to immediately discharge the inductor current and attempt current ramp-up once again.

#### 7.4.4.2 Thermal Regulation and Thermal Shutdown

The device monitors internal junction temperature  $T_J$  to avoid overheating the chip and limits the device surface temperature in buck mode. When the internal junction temperature exceeds the preset thermal regulation limit (TREG bits), the device reduces charge current. A wide thermal regulation range from 60°C to 120°C allows the user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed value in ICHG registers. Therefore, termination is disabled, the safety timer runs at half the clock rate, the status register TREG\_STAT bit goes high, and an INT is asserted to the host.

Additionally, the device has thermal shutdown to turn off the converter when device surface temperature exceeds  $T_{SHUT}$ . The fault register TSHUT\_STAT is set and an  $\overline{INT}$  pulse is asserted to the host. The converter turns back on when device temperature is below  $T_{SHUT\ HYS}$ .

#### 7.4.4.3 Battery Protection

# 7.4.4.3.1 Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is clamped at 4% above the battery regulation voltage. When battery over-voltage occurs, the charger device immediately disables charge. The fault register BATOVP\_STAT bit goes high and an INT pulse is asserted to signal the host.

# 7.5 Programming

#### 7.5.1 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.



#### **Programming (continued)**

The device operates as a slave device with address 4BH, receiving control inputs from the master device like micro-controller or digital signal processor through REG00-REG0D. Register read beyond REG0D (0x0D) returns 0xFF. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits/s), and fast mode (up to 400 kbits/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

#### 7.5.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 22. Bit Transfers on the I<sup>2</sup>C Bus

#### 7.5.3 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 23. START and STOP Conditions on the I<sup>2</sup>C Bus

#### 7.5.4 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and releases the SCL line.



#### **Programming (continued)**




Figure 24. Data Transfer on the I<sup>2</sup>C Bus

# 7.5.5 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9th clock pulse. A NACK is signaled when the SDA line remains HIGH during the 9th clock pulse. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 7.5.6 Slave Address and Data Direction Bit

After the START signal, a slave address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1001 011' (0x4BH) by default. The address bit arrangement for 4BH is shown in Figure 25.




Figure 25. 14: 7-Bit Addressing (4BH)




Figure 26. Complete Data Transfer on I<sup>2</sup>C Bus

# 7.5.7 Single Read and Write




Figure 27. Single Write

Product Folder Links: BQ25910

Copyright © 2017-2019, Texas Instruments Incorporated



# **Programming (continued)**




Figure 28. Single Read

If the register address is not defined, the charger device sends back NACK and returns to the idle state.

# 7.5.8 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write of all registers.




Figure 29. Multi-Write



Figure 30. Multi-Read

Copyright © 2017–2019, Texas Instruments Incorporated

Product Folder Links: BQ25910



# 7.6 Register Maps

# 7.6.1 I<sup>2</sup>C Registers

Table 3 lists the memory-mapped registers for the  $I^2C$ . All register offset addresses not listed in Table 3 should be considered as reserved locations and the register contents should not be modified.

Table 3. I<sup>2</sup>C Register Summary Table

Address	Access Type	Acronym	Register Name	Section
0h	R/W	REG00	Battery Voltage Limit	Go
1h	R/W	REG01	Charge Current Limit	Go
2h	R/W	REG02	Input Voltage Limit	Go
3h	R/W	REG03	Input Current Limit	Go
4h	R/W	REG04	RESERVED	Go
5h	R/W	REG05	Charger Control 1	Go
6h	R/W	REG06	Charger Control 2	Go
7h	R	REG07	INT Status	Go
8h	R	REG08	FAULT Status	Go
9h	R	REG09	INT Flag	Go
Ah	R	REG0A	FAULT Flag	Go
Bh	R/W	REG0h	INT Mask	Go
Ch	R/W	REG0C	FAULT Mask	Go
Dh	R/W	REG0D	Part Information	Go

Complex bit access types are encoded to fit into small table cells. Table 4 shows the codes that are used for access types in this section.

Table 4. I<sup>2</sup>C Access Type Codes

Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type	Write Type						
W	W	Write					
Reset Value		•					
-n		Value after reset					
-X	Undefined value						

Product Folder Links: BQ25910

28




# 7.6.1.1 Battery Voltage Regulation Limit Register (Address = 0h) [reset = AAh]

REG00 is shown in Figure 31 and described in Table 5.

Return to Summary Table.

# Figure 31. REG00 Register



# **Table 5. REG00 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description	1
7	VREG[7]	R/W	Yes	Yes	640 mV	Charge voltage limit:
6	VREG[6]	R/W	Yes	Yes	320 mV	Offset: 3.5 V
5	VREG[5]	R/W	Yes	Yes	160 mV	Range: 3.5 V to 4.775 V
4	VREG[4]	R/W	Yes	Yes	80 mV	Default 4.35 V
3	VREG[3]	R/W	Yes	Yes	40 mV	
2	VREG[2]	R/W	Yes	Yes	20 mV	
1	VREG[1]	R/W	Yes	Yes	10 mV	
0	VREG[0]	R/W	Yes	Yes	5 mV	




# 7.6.1.2 Charger Current Limit Register (Address = 1h) [reset = 46h]

REG01 is shown in Figure 32 and described in Table 6.

Return to Summary Table.

# Figure 32. REG01 Register



# **Table 6. REG01 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description				
7	RESERVED	R/W	Yes	Yes	Reserved	Reserved bit always reads 0h			
6	ICHG[6]	R/W	Yes	Yes	3200 mA	Fast charge current limit			
5	ICHG[5]	R/W	Yes	Yes	1600 mA	Offset: 0 mA			
4	ICHG[4]	R/W	Yes	Yes	800 mA	Range: 0 mA to 6000 mA			
3	ICHG[3]	R/W	Yes	Yes	400 mA	Default: 3500 mA			
2	ICHG[2]	R/W	Yes	Yes	200 mA	NOTE: ICHG > 6 A (78h) clamped to 6 A ICHG < 300 mA (06h) clamped to 0 A			
1	ICHG[1]	R/W	Yes	Yes	100 mA	10110 < 300 IIIA (00II) claimped to 0 A			
0	ICHG[0]	R/W	Yes	Yes	50 mA				




# 7.6.1.3 Input Voltage Limit Register (Address = 2h) [reset = 04h]

REG02 is shown in Figure 33 and described in Table 7.

Return to Summary Table.

# Figure 33. REG02 Register



# **Table 7. REG02 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description		
7	RESERVED	R/W	Yes	No	Reserved	bit always reads 0h	
6	VINDPM[6]	R/W	Yes	No	6400 mV	Absolute input-voltage limit	
5	VINDPM[5]	R/W	Yes	No	3200 mV	Offset: 3.9 V	
4	VINDPM[4]	R/W	Yes	No	1600 mV	Range: 3.9 V to 14 V	
3	VINDPM[3]	R/W	Yes	No	800 mV	Default: 4.3 V	
2	VINDPM[2]	R/W	Yes	No	400 mV	NOTE: VINDPM > 14 V (65h) clamped to 14 V	
1	VINDPM[1]	R/W	Yes	No	200 mV		
0	VINDPM[0]	R/W	Yes	No	100 mV		




# 7.6.1.4 Input Current Limit Register (Address = 3h) [reset = 13h]

REG03 is shown in Figure 34 and described in Table 8.

Return to Summary Table.

# Figure 34. REG03 Register



# **Table 8. REG03 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description			
7-6	RESERVED	R/W	Yes	No	Reserved bit always reads 0h			
5	INDPM[5]	R/W	Yes	No	3200 mA	Input current limit		
4	INDPM[4]	R/W	Yes	No	1600 mA	Offset: 500 mA		
3	INDPM[3]	R/W	Yes	No	800 mA	Range: 500 mA to 3600 mA		
2	INDPM[2]	R/W	Yes	No	400 mA	Default: 2400 mA		
1	INDPM[1]	R/W	Yes	No	200 mA	NOTE: INDPM > 3600 mA (1Fh) clamped to 3600mA		
0	INDPM[0]	R/W	Yes	No	100 mA			




# 7.6.1.5 Reserved Register (Address = 4h) [reset = 03h]

REG04 is shown in Figure 35 and described in Table 9.

Return to Summary Table.

# Figure 35. REG04 Register



# **Table 9. REG04 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7-0	RESERVED	R/W	Yes	Yes	Reserved bit always reads 03h




# 7.6.1.6 Charger Control 1 Register (Address = 5h) [reset = 9Dh]

REG05 is shown in Figure 36 and described in Table 10.

Return to Summary Table.

When the WATCHDOG[1:0] bits change (writing the same value does not change these bits), the internal counter is reset. The same applies for the CHG\_TIMER bits (changing the value in the register will reset the CHG\_TIMER).

# Figure 36. REG05 Register



#### Table 10. REG05 Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	EN_TERM	R/W	Yes	Yes	Termination control  0h = Disable termination  1h = Enable termination
6	WD_RST	R/W	Yes	Yes	I <sup>2</sup> C watchdog-timer reset 0h = Normal 1h = Reset (bit returns to 0 after time reset)
5-4	WATCHDOG[1:0]	R/W	Yes	Yes	I <sup>2</sup> C watchdog-timer settings 0h = Disable watchdog timer 1h = 40 s 2h = 80 s 3h = 160 s
3	EN_TIMER	R/W	Yes	Yes	Charging safety-timer enable  0h = Disable  1h = Enable
2-1	CHG_TIMER[1:0]	R/W	Yes	Yes	Fast-charge safety timer setting  0h = 5 hours  1h = 8 hours  2h = 12 hours  3h = 20 hours
0	TMR2X_EN	R/W	Yes	Yes	Safety timer behavior during DPM or TREG  0h = Safety timer always counts normally  1h = Safety timer count slowed by 2x during input DPM or TREG



# 7.6.1.7 Charger Control 2 Register (Address = 6h) [reset = 33h]

REG06 is shown in Figure 37 and described in Table 11.

Return to Summary Table.

When the watchdog timer expires (WD\_STAT = 1h), the EN\_CHG bit is held in reset. To enable the charger after the watchdog expires, write a value of 1h to the WD\_RST bit and a value of 1h to the EN\_CHG bit.

# Figure 37. REG06 Register

7	6	5	4	3	2	1	0
RESE	RVED	TREG[1:0]		EN_CHG	RESERVED	VBATLOWV[1:0]	
R/V	V-0h	R/W-3h		R/W-0h	R/W-0h	R/W	/-3h

# **Table 11. REG06 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7-6	RESERVED	R/W	Yes	Yes	Reserved bit always reads 0h
5-4	TREG[1:0]	R/W	Yes	Yes  Thermal regulation threshold  0h = 60°C  1h = 80°C  2h = 100°C  3h = 120°C	
3	EN_CHG	R/W	Yes	Yes	Charger enable configuration  Oh = Charger disabled  1h = Charger enabled
2	RESERVED	R/W	Yes	Yes	Reserved bit always reads 0h
1-0	VBATLOWV[1:0]	R/W	Yes	No	$V_{BAT\_LOWV}$ threshold to start charging at ICHG programmed setting: 0h = 2.6 V 1h = 2.9 V 2h = 3.2 V 3h = 3.5 V




# 7.6.1.8 INT Status Register (Address = 7h) [reset = X]

REG07 is shown in Figure 38 and described in Table 12.

Return to Summary Table.

# Figure 38. REG07 Register



# Table 12. REG07 Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	PG_STAT	R	Yes	Yes	Power-good status 0h = Not power good 1h = Power good
6	INDPM_STAT	R	Yes	Yes	INDPM status  0h = Normal  1h = In INDPM regulation
5	VINDPM_STAT	R	Yes	Yes	VINDPM status 0h = Normal 1h = In VINDPM regulation
4	TREG_STAT	R	Yes	Yes	Device thermal-regulation status  0h = Normal  1h = In thermal regulation
3	WD_STAT	R	Yes	No	I <sup>2</sup> C watchdog-timer status 0h = Normal 1h = Watchdog timer expired
2-0	CHRG_STAT[2:0]	R	Yes	Yes	Charge status  0h = Not charging  1h = Reserved  2h = Reserved  3h = Fast charging (CC mode)  4h = Taper charging (CV mode)  5h = Reserved  6h = Reserved  7h = Reserved

Product Folder Links: BQ25910

Copyright © 2017–2019, Texas Instruments Incorporated



## 7.6.1.9 FAULT Status Register (Address = 8h) [reset = X]

REG08 is shown in Figure 39 and described in Table 13.

Return to Summary Table.

When the watchdog timer expires (WD\_STAT = 1h), the VBUS\_OVP\_STAT, TSHUT\_STAT, BATOVP\_STAT, and CFLY\_STAT bits are held in reset until the watchdog fault is cleared (WD\_RST bit = 1h, or changing the WATCHDOG[1:0] bits).

## Figure 39. REG08 Register

7	6	5	4	3	2	1	0
VBUS_OVP_STA T	TSHUT_STAT	BATOVP_STAT	CFLY_STAT	RESERVED	CAP_COND_STA T	POORSRC_STA T	RESERVED
R-X	R-X	R-X	R-X	R-0h	R-X	R-X	R-0h

### **Table 13. REG08 Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	VBUS_OVP_STAT	R	Yes	Yes	Input-overvoltage status  0h = Normal  1h = Device in overvoltage protection
6	TSHUT_STAT	R	Yes	Yes	Device temperature-shutdown status  0h = Normal  1h = Device in thermal-shutdown protection
5	BATOVP_STAT	R	Yes	Yes	Battery overvoltage status  0h = Normal  1h = BATOVP (VBAT > VBATOVP)
4	CFLY_STAT	R	Yes	Yes	Flying capacitor status  0h = Normal  1h = Flying capacitor fault (VCFLY_UVP or OVP)
3	Reserved	R	Yes	Yes	Reserved bit always reads 0
2	CAP_COND_STAT	R	Yes	Yes	Capacitor precondition status  0h = Normal  1h = CFLY or CAUX precondition failed
1	POORSRC_STAT	R	Yes	Yes	Poor-source-detection status  0h = Normal  1h = POORSRC routine failed 7 consecutive times
0	RESERVED	R	Yes	Yes	Reserved bit always reads 0



# 7.6.1.10 INT Flag Status Register (Address = 9h) [reset = 00h]

REG09 is shown in Figure 40 and described in Table 14.

Return to Summary Table.

All bits in REG09 are automatically cleared after a read.

# Figure 40. REG09 Register

7	6	5	4	3	2	1	0
PG_FLAG	INDPM_FLAG	VINDPM_FLAG	TREG_FLAG	WD_FLAG	CHRG_TERM_FL AG	RESERVED	CHRG_FLAG
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

## Table 14. REG09 Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	PG_FLAG	R	Yes	No	Power-good INT flag  0h = Normal  1h = PG-signal toggle detected
6	INDPM_FLAG	R	Yes	No INDPM-regulation INT flag  0h = Normal  1h = INDPM-signal rising edge detected	
5	VINDPM_FLAG	R	Yes	No	VINDPM-regulation INT flag  0h = Normal  1h = VINDPM-signal rising edge detected
4	TREG_FLAG	R	Yes	No	Device temperature-regulation INT flag  0h = Normal  1h = TREG-signal rising edge detected
3	WD_FLAG	R	Yes	No	I <sup>2</sup> C-watchdog INT flag 0h = Normal 1h = WD_STAT-signal rising edge detected
2	CHRG_TERM_FLAG	R	Yes	No	Charger-termination INT flag  0h = Normal  1h = Charger-termination signal rising edge detected
1	RESERVED	R	Yes	No	Reserved bit always reads 0
0	CHRG_FLAG	R	Yes	No	Charger status INT flag  0h = Normal  1h = CHRG_STAT[2:0] bits changed (transition to any state)

Product Folder Links: BQ25910

Copyright © 2017–2019, Texas Instruments Incorporated



# 7.6.1.11 FAULT Flag Register (Address = Ah) [reset = 00h]

REG0A is shown in Figure 41 and described in Table 15.

Return to Summary Table.

All bits in REG0A are automatically cleared after a read.

# Figure 41. REG0A Register

7	6	5	4	3	2	1	0
VBUS_OVP_FLA G	TSHUT_FLAG	BATOVP_FLAG	CFLY_FLAG	TMR_FLAG	CAP_COND_FLA G	POORSRC_FLA G	RESERVED
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

## Table 15. REG0A Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	VBUS_OVP_FLAG	R	Yes	No	Input-overvoltage INT flag  0h = Normal  1h = VBUS_OVP signal rising edge detected
6	TSHUT_FLAG	R	Yes	No	Thermal-shutdown INT flag  0h = Normal  1h = TSHUT signal rising edge detected
5	BATOVP_FLAG	R	Yes	No	Battery-overvoltage INT flag  0h = Normal  1h = BATOVP signal rising edge detected
4	CFLY_FLAG	R	Yes	No	Flying capacitor fault INT flag  0h = Normal  1h = Flying capacitor fault signal rising edge detected
3	TMR_FLAG	R	Yes	No  Charger safety-timer fault INT flag  0h = Normal  1h = Charger safety-timer expired rising edge	
2	CAP_COND_FLAG	R	Yes	No	Capacitor precondition fault INT flag  0h = Normal  1h = CAP_COND_STAT signal rising edge detected
1	POORSRC_FLAG	R	Yes	No	Poor-source-fault INT flag  0h = Normal  1h = POORSRC_STAT signal rising edge detected
0	RESERVED	R	Yes	No	Reserved bit always reads 0




# 7.6.1.12 INT Mask Register (Address = Bh) [reset = 00h]

REG0h is shown in Figure 42 and described in Table 16.

Return to Summary Table.

# Figure 42. REG0h Register



## Table 16. REG0h Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	PG_MASK	R/W	Yes	No	Power-good INT mask  0h = PG toggle produces INT pulse  1h = PG toggle does not produce INT pulse
6	INDPM_MASK	R/W	Yes	No	INDPM-regulation INT mask  0h = INDPM entry produces INT pulse  1h = INDPM entry does not produce INT pulse
5	VINDPM_MASK	R/W	Yes	No	VINDPM-regulation INT mask  0h = VINDPM entry produces INT pulse  1h = VINDPM entry does not produce INT pulse
4	TREG_MASK	R/W	Yes	No	Device temperature-regulation INT mask  0h = TREG entry produces INT pulse  1h = TREG entry does not produce INT pulse
3	WD_MASK	R/W	Yes	No	I <sup>2</sup> C watchdog-timer INT mask  0h = WD_STAT rising edge produces INT pulse  1h = WD_STAT rising edge does not produce INT pulse
2	CHRG_TERM_MASK	R/W	Yes	No	Charger-termination INT mask  0h = CHRG-termination detection produces INT pulse  1h = CHRG-termination detection does not produce INT pulse
1	RESERVED	R/W	Yes	No	Reserved bit always reads 0
0	CHRG_MASK	R/W	Yes	No	Charger-status INT mask  0h = CHRG_STAT[2:0] bit change produces INT pulse  1h = CHRG_STAT[2:0] bit change does not produce INT pulse




# 7.6.1.13 FAULT Mask Register (Address = Ch) [reset = 00h]

REG0C is shown in Figure 43 and described in Table 17.

Return to Summary Table.

# Figure 43. REG0C Register



## **Table 17. REG0C Register Field Descriptions**

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	VBUS_OVP_MASK	R/W	Yes	No	Input overvoltage INT mask  0h = VBUS_OVP rising edge produces INT pulse  1h = VBUS_OVP rising edge does not produce INT pulse
6	TSHUT_MASK	R/W	Yes	No	Thermal-shutdown INT mask  0h = TSHUT rising edge produces INT pulse  1h = TSHUT rising edge does not produce INT pulse
5	BATOVP_MASK	R/W	Yes	No	Battery-overvoltage INT mask  0h = BATOVP rising edge produces INT pulse  1h = BATOVP rising edge does not produce INT pulse
4	CFLY_MASK	R/W	Yes	No	Flying capacitor fault INT mask  0h = CFLY-fault rising edge produces INT pulse  1h = CFLY-fault rising edge does not produce INT pulse
3	TMR_MASK	R/W	Yes	No	Charger safety-timer fault INT mask  0h = Timer expired rising edge produces INT pulse  1h = Timer expired rising edge does not produce INT pulse
2	CAP_COND_MASK	R/W	Yes	No	Capacitor precondition-fault INT mask  0h = CAP_COND_FLAG rising edge produces INT pulse  1h = CAP_COND_FLAG rising edge does not produce INT pulse
1	POORSRC_MASK	R/W	Yes	No	Poor-source-fault INT mask  0h = POORSRC_FLAG rising edge produces INT pulse  1h = POORSRC_FLAG rising edge does not produce INT pulse
0	RESERVED	R/W	Yes	No	Reserved bit always reads 0




# 7.6.1.14 Part Information Register (Address = Dh) [reset = 0Ah]

REG0D is shown in Figure 44 and described in Table 18.

Return to Summary Table.

# Figure 44. REG0D Register



# Table 18. REG0D Register Field Descriptions

Bit	Field	Туре	Reset by REG_RST	Reset by WATCHDOG	Description
7	REG_RST	R/W	No	No	Register preset  0h = Keep the current register settings  1h = Reset to default register values and reset the safety timer  NOTE: This bit resets to 0 after the register reset is complete.
6-3	PN[3:0]	R	No	No Part number 1h = BQ25910	
2-0	DEV_REV[2:0]	R	No	No	Device revision: 2h



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled single cell, parallel battery charger for Li-lon and Li-polymer batteries used in a wide range of smartphones and other portable devices. It integrates an input reverse-block FET (QBLK), four switching FETs for three-level operation (QHSA – QLSA), and a bootstrap cap control to drive HS gates.

## 8.2 Typical Application




Figure 45. BQ25910 Application Test Configuration

Product Folder Links: BQ25910

Submit Documentation Feedback



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this design example, use the parameters shown in Table 19.

**Table 19. Design Parameters** 

PARAMETER	VALUE
Input Voltage Range	3.9 V to 14 V
Input Current Limit	2.4 A
Fast Charge Current	3.5 A
Battery Regulation Voltage	4.35 V

## 8.2.2 Detailed Design Procedure

#### 8.2.2.1 External Passive Recommendation

The following part numbers are recommended for correct operation of BQ25910.

**Table 20. Recommended External Components** 

PASSIVE	UP TO 9VBUS ±10%	UP TO 12VBUS ±10%		
Inductor	HMLQ25201B-R33	DFE252012F-R47		
Inductor	MPIM252010E-R33	DFE252010F-R47		
CFLY (10 μF, X5R, 16 V)	2x GRM188R61C106MAALD			
CAUX (4.7 μF, X5R, 16 V)	1x GRM155R61A475MEAAD			

#### 8.2.2.2 Inductor Selection

The BQ25910 is a three-level converter with a fixed switching frequency of 750 kHz, allowing the use of small inductor and capacitor values. The inductor saturation current should be higher than the output current (I<sub>CHG</sub>) plus half the ripple current (I<sub>RIPPLE</sub>):

$$I_{SAT} \ge I_{CHG} + \frac{I_{RIPPLE}}{2}$$
 (1)

The inductor ripple current depends on input voltage ( $V_{BUS}$ ), duty cycle ( $D = V_{BAT}/V_{BUS}$ ), switching frequency ( $f_{sw}$ ) and inductance (L):

$$I_{RIPPLE} = \frac{VBUS(0.5 \times |D - 0.5| - (D - 0.5)^{2})}{Lf_{sw}}$$
(2)

The maximum inductor ripple current happens with D = 1/3 or D = 2/3. The recommended value of inductance is 330 nH for 9-V applications or 470 nH for 12-V applications (750 kHz).






Figure 46. Inductor Current Ripple as function of V<sub>BUS</sub> with Fixed V<sub>BAT</sub>

Table 21. Recommended Inductor values

VBUS	INDUCTOR VALUE
3.9 V < VBUS < 10 V	330 nH
3.9 V < VBUS < 14 V	470 nH

#### 8.2.2.3 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS current occurs when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>CIN</sub> occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \sqrt{D(1-D)}$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed as close as possible to PMID and GND pins. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for 12-V input voltage.  $10-\mu F$  capacitance is suggested for up-to 6-A charging current.

#### 8.2.2.4 Flying Capacitor

Flying capacitor selection must meet criteria related to current ripple and voltage ripple. Just as the input capacitor, the flying capacitor should also have enough ripple current rating to absorb the RMS current through it:

$$I_{CFLY} = \sqrt{2(0.5 - |D - 0.5|) \left(I_{CHG}^2 + \frac{I_{RIPPLE}^2}{12}\right)}$$
(4)

This function becomes maximum when D=0.5, because at that point the capacitor is in series with the inductor for a complete switching cycle, and their RMS currents are the same. The flying capacitor should be sized to handle the full charge current in the scenario where D=0.5.




Figure 47. Flying Capacitor RMS Current vs. V<sub>BUS</sub> with Fixed V<sub>BAT</sub> and I<sub>CHG</sub>

Additionally, the flying capacitor voltage ripple should be kept under 10% of  $V_{BUS}/2$  to ensure loop stability. This quantity is given by the following equation:

$$\Delta V_{CFLY} = \frac{I_{CHG} \left( 0.5 - \left| D - 0.5 \right| \right)}{C_{FLY} f_{SW}} \tag{5}$$

It is recommended to use at least two 16-V,  $10-\mu F$ , low ESR ceramic capacitors in parallel to achieve both RMS current rating and maintain voltage ripple <10% in the flying capacitor for up-to 6-A charge current application. The following curve shows what the ripple voltage of CFLY might look like for such a configuration by taking into account voltage derating of the capacitor and plugging the effective capacitance value into equation above at different charge currents and  $V_{BUS}$  voltages.




Figure 48. Flying Capacitor Ripple Voltage vs. V<sub>BUS</sub> with Fixed V<sub>BAT</sub>

**Table 22. Recommended CFLY Values** 

CHARGE CURRENT	CFLY CONFIGURATION				
ICHG < 3.5 A	1 x 0603 (10 μF, X5R, 16 V)				
ICHG > 3.5 A	2 x 0603 (10 μF, X5R, 16 V)				



#### 8.2.2.5 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2\sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{SYS} = \frac{I_{RIPPLE}}{16C_{O}f_{SW}} \tag{7}$$

At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC. The preferred ceramic capacitor is 20 μF, 6.3 V or higher rating, X7R or X5R.

## 8.2.3 Application Curves


CBUS = 1 µF, CPMID = 10 µF, CBAT = 20 µF, CFLY = 20 µF, L = DFE252012F-R47 (470 nH) (unless otherwise noted)



Copyright © 2017-2019, Texas Instruments Incorporated Product Folder Links: BQ25910



CBUS = 1  $\mu$ F, CPMID = 10  $\mu$ F, CBAT = 20  $\mu$ F, CFLY = 20  $\mu$ F, L = DFE252012F-R47 (470 nH) (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



CBUS = 1  $\mu$ F, CPMID = 10  $\mu$ F, CBAT = 20  $\mu$ F, CFLY = 20  $\mu$ F, L = DFE252012F-R47 (470 nH) (unless otherwise noted)





# 9 Power Supply Recommendations

In order to charge single-cell Li-lon battery, the device requires a power supply between 3.9 V and 14 V with at least 500-mA current rating connected to VBUS. Additionally, a single-cell Li-lon battery with voltage >  $V_{BAT\_LOWV}$  should be connected between at the output of the switched inductor, between BATP and BATN terminals.



# 10 Layout

## 10.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high-frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Utilize at least four-layer board for optimal layout, and assign one layer as solid ground plane near the IC to minimize high-frequency current path
- 2. Place flying capacitor as close to CLFY+ and CLFY- bumps as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection.
- 3. Place input capacitor as close as possible to PMID bumps and PGND bumps and use solid GND plane underneath the IC. Use plenty of vias close to PMID capacitor GND terminal and IC PGND bumps to ensure low parasitic connection to GND plane.
- 4. Place inductor input terminal as close to SW bumps as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current.
- 5. Put output capacitor near to the inductor and the device. Ground connections need to be tied to the device ground with a short copper trace connection or GND plane.
- 6. Decoupling capacitors should be placed next to the device and make trace connection as short as possible.
- 7. Ensure that there are sufficient thermal vias directly under bumps of the power FETs, connecting to copper on other layers.
- 8. The via size and number should be enough for a given current path.
- 9. Route BATP and BATN away from switching nodes such as SW and CFLY+, CFLY-.

Refer to the EVM design and Figure 61 for the recommended component placement with trace and via locations.



# 10.2 Layout Example




Figure 61. BQ25910 PCB Layout Example

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

#### 11.1.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25910YFFR	ACTIVE	DSBGA	YFF	36	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25910	Samples
BQ25910YFFT	ACTIVE	DSBGA	YFF	36	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25910	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25910YFFR	DSBGA	YFF	36	3000	180.0	8.4	2.54	2.54	0.76	4.0	8.0	Q1
BQ25910YFFR	DSBGA	YFF	36	3000	180.0	8.4	2.54	2.54	0.76	4.0	8.0	Q1
BQ25910YFFT	DSBGA	YFF	36	250	180.0	8.4	2.54	2.54	0.76	4.0	8.0	Q1
BQ25910YFFT	DSBGA	YFF	36	250	180.0	8.4	2.54	2.54	0.76	4.0	8.0	Q1



www.ti.com 25-Sep-2024




#### \*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25910YFFR	DSBGA	YFF	36	3000	182.0	182.0	20.0
BQ25910YFFR	DSBGA	YFF	36	3000	182.0	182.0	20.0
BQ25910YFFT	DSBGA	YFF	36	250	182.0	182.0	20.0
BQ25910YFFT	DSBGA	YFF	36	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated