

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023

BQ79616-Q1, BQ79616H-Q1, BQ79614-Q1, BQ79612-Q1 Functional Safety-Compliant Automotive 16S/14S/12S Battery Monitor, Balancer and Integrated Hardware Protector

1 Features

TEXAS

INSTRUMENTS

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results:
	- Device temperature grade 1: –40°C to +125°C ambient operating temperature range
	- Device HBM ESD classification level 2
	- Device CDM ESD classification level C4B
- [Functional Safety-Compliant](http://www.ti.com/technologies/functional-safety/overview.html)
	- Developed for functional safety applications
	- Documentation to aid ISO 26262 system design
	- Systematic capability up to ASIL D
	- Hardware capability up to ASIL D
- +/- 1.5mV ADC accuracy
- Pin-package and software compatible device family:
	- Stackable monitor 16S (BQ79616-Q1, BQ79616H-Q1, BQ79656-Q1), 14S (BQ79614- Q1, BQ79654-Q1), and 12S (BQ79612-Q1, BQ79652-Q1)
	- Standalone monitor 48 V system (BQ75614- Q1)
- Built-in redundancy path for voltage and temperature diagnostics
- Highly accurate cell voltage measurements within 128 µs for all cell channels
- Integrated post-ADC configurable digital low-pass filters
- Supports bus bar connection and measurement
- Built-in host-controlled hardware reset to emulate POR-like device reset
- Supports internal cell balancing
	- Balancing current at 240 mA
	- Built-in balancing thermal management with automatic pause and resume control
- Isolated differential daisy chain communication with optional ring architecture
- Embedded fault signal and heartbeat through communication line
- UART/SPI host interface/communication bridge device BQ79600-Q1
- Built-in SPI master

2 Applications

- [Battery Management System \(BMS\) in hybrid and](https://www.ti.com/solution/battery-management-system-bms) [electric powertrain systems](https://www.ti.com/solution/battery-management-system-bms)
- [Energy storage battery packs with Battery](https://www.ti.com/solution/energy-storage-battery-packs-with-bms) [Management Systems](https://www.ti.com/solution/energy-storage-battery-packs-with-bms)

3 Description

BQ79612-Q1, BQ79614-Q1, BQ79616-Q1 and BQ79616H-Q1 provide high-accuracy cell voltage measurements in less than 200 μs for 12S, 14S and 16S battery modules in high-voltage battery management systems in HEV/EV. The family of monitors offers different channel options in the same package type, providing pin-to-pin compatibility and supporting high reuse of the established software and hardware across any platform. The integrated front-end filters enable the system to implement with simple, low voltage rating, differential RC filters on the cell input channels. The integrated, post-ADC, low-pass filters enable filtered, DC-like, voltage measurements for better state of charge (SOC) calculation. This device supports autonomous internal cell balancing with temperature monitoring to auto-pause and resume balancing to avoid an overtemperature condition.

Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified System Diagram

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Description (continued)

The inclusion of the isolated, bidirectional, daisy chain ports supports both capacitor- and transformer-based isolation, allowing the use of the most effective components for centralized or distribution architectures commonly found in the xEV powertrain system. This device also includes eight GPIOs or auxiliary inputs that can be used for external thermistor measurements.

Host communication to the BQ7961x-Q1 family of devices can be connected via the device's dedicated UART interface or through a communication bridge device, BQ79600. Additionally, an isolated, differential daisy-chain communication interface allows the host to communicate with the entire battery stack over a single interface. in the event of a communication line break, the daisy-chain communication interface is configurable to a ring architecture that allows the host to talk to devices at either end of the stack.

All references to the BQ79616-Q1 device also apply to the BQ79616H-Q1 device.

6 Device Comparison Table

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 5 Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

7 Pin Configuration and Functions

6 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

 \Box

Table 7-1. Pin Functions

8 **[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)** Copyright © 2023 Texas Instruments Incorporated

Table 7-1. Pin Functions (continued)

Table 7-1. Pin Functions (continued)

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) VC pin voltage has to meet criteria of both VCn to AVSS as well as VCn to VCn-1.

(3) CB pin voltage has to meet criteria of both CBn to AVSS as well as CBn to CBn-1.

8.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 11

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

8.4 Thermal Information

8.5 Electrical Characteristics

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

12 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

14 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

8.6 Timing Requirements

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

over operating -40℃ to 125℃ free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

8.7 Typical Characteristics

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

22 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9 Detailed Description

9.1 Overview

The BQ7961x-Q1 device is a stackable battery monitor that measures cell voltages and temperature. The device supports 6 to 16 series-connected (6S to 16S) battery cells. It allows up to 3 bus bar connections and measurements using cell sensing input channels or a dedicated bus bar channel maximizing the device flexibility to support various battery module sizes.

Multiple devices can be connected in a daisy chain. Each device has a pair of high (north) and low (south) vertical differential communication ports, requiring only one twisted pair cable. The device supports either capacitive only, capacitive and choke, or transformer isolation. Communication is reclocked on each daisychained device, ensuring communication integrity for long distances. An optional RING connection is supported to reverse the daisy chain communication direction in case of cable failure. Each device includes a SPI master configured through the GPIOs.

The device is ASIL-D compliant on voltage and temperature measurements, and communication. The ADCs in the daisy-chained devices can be configured to align the start of cell voltage measurements and all cell voltages can be measured within 128 μs. Each cell sensing channel includes with a post-ADC digital low-pass filter (LPF) for noise reduction as well as providing moving average measurement results. The device has 8 GPIOs, all of which are configurable for NTC thermistor connections or use as general purpose I/O. All 8 GPIOs can be measured within 1.6 ms.

The device supports passive balancing through an internal cell balancing MOSFET (CBFET) for each cell. The balancing function runs autonomously without microcontroller (MCU) interaction. It includes an option to pause and then resume balancing based on a programmable threshold detected by the external thermistor or if the die temperature is too high (greater than 105°C). Once balancing starts, the device tracks the balancing time on each cell. MCU can read out the remaining balancing time at any time.

The device includes a hardware OVUV comparator and an OTUT comparator with user configurable thresholds. These can be used as a second-level protector for cell over- and undervoltage and thermistor over- and undertemperature detections independent of ADC measurements.

The device provides an option to embed fault status information to the communication frame. When a device in the daisy chain detects a fault condition, this information is embedded and travels along the communication response frame to the bottom device which can be configured to trigger an NFAULT pin as an interrupt signal to the system. This provides a way to reduce communication overhead without adding an additional twisted pair cable and isolation for faster fault detection.

The device has SLEEP and SHUTDOWN modes for lower power consumption. All functions work in ACTIVE mode, balancing and hardware comparators for OVUV and OTUT also work in SLEEP mode. While in SHUTDOWN, all active functions are turned off. A HW reset function is available and can be activated by the host MCU. The HW reset provides a POR-like event to the device without actual battery removal. This provides a reliable, low cost, and recoverable option to improve overall system robustness.

9.2 Functional Block Diagram

The BQ79616 functional block diagram also applies to BQ79616H, BQ79614 and BQ79612 but with fewer VC and CB input channels.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

24 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

9.3 Feature Description

9.3.1 Power Supplies

The device generates directly from the battery stack all required supplies for its operation. The following subsections provide an overview of each internal supply block. See [Section 10](#page-192-0) for recommended component connection. See [Section 9.3.6.4](#page-82-0) for diagnostic control and fault detection on the power supplies block.

9.3.1.1 AVAO_REF and AVDD_REF

The AVAO REF block (analog voltage always on) is powered from the BAT pin. It powers the always-on low-current circuits that are required for all power modes. This block also generates a preregulated reference, AVAO_REF. The AVAO_REF voltage passes through a load switch controlled by the SHUTDOWN mode. The reference voltage after the load switch is AVDD_REF.

Figure 9-1. AVAO Block

9.3.1.2 LDOIN

The device is powered from the battery module in which the current draw for each cell is the same. From the top of the battery module, the device generates a 6-V regulated voltage (nominal) on the LDOIN pin through the internal linear regulator and an external NPN transistor.

The NPNB pin controls the external NPN transistor of the regulator and a maximum current of 1.15mA can be drawn from this pin.

The LDOIN output is the preregulated input to the rest of the internal low-dropout regulators (LDOs). During OTP (One-Time Programmable) memory programming, the LDOIN pin will be regulated to 8 V (nominal) to supply the programming voltage internally to the OTP programming. The LDOIN is turned off only during HW reset or a POR event.

9.3.1.3 AVDD

The AVDD LDO is the supply for the analog circuits. It takes the input voltage from LDOIN and generates a nominal 5 V. It will not be used to power any external circuit. This LDO is powered down in SHUTDOWN mode, during HW reset, or a POR event.

9.3.1.4 DVDD

The DVDD LDO is the supply for the digital circuits. It takes the input voltage from LDOIN and generates a nominal 1.8 V. It will not be used to power any external circuit. This LDO is powered down in SHUTDOWN mode, during HW reset, or a POR event.

9.3.1.5 CVDD and NEG5V

The CVDD LDO is the supply for the daisy chain interface (or vertical interface, VIF) and the I/O pins (RX, TX, NFAULT, and GPIOs). It takes the input voltage from LDOIN and generates a nominal 5V. Besides providing power for internal usage, this LDO can support an extra 10mA external load in ACTIVE and SLEEP mode, whereas extra 5mA external load in SHUTDOWN mode.

There is a –5V charge pump used for the daisy chain interface (or vertical interface, VIF) and Main ADC blocks. The NEG5V pin has a –4.6V output (nominal). It will be in a low-power burst mode when the device is in SLEEP or SHUTDOWN mode.

9.3.1.6 TSREF

The TSREF is a 5-V buffered reference that can bias the external thermistor circuits, allowing the ADCs to measure temperature and the OTUT protector to detect temperature faults. This reference is measurable by the Main ADC. Both TSREF and GPIO measured by the Main ADC give a ratiometric measurement for best temperature measurement.

The TSREF is capable of supplying up to $I_{TSREF_{\perp}I_M\text{I}}$ and will not be used to power any external circuit other than the thermistor bias. The TSREF is off by default and can be enabled or disabled through the *CONTROL2[TSREF_EN]* bit. The startup time of TSREF is determined by the external capacitance. The MCU ensures TSREF is stable before making any GPIO measurement or OTUT protector detection. After enabling TSREF LDO, user shall wait 1.35ms before sending the next command.

9.3.2 Measurement System

There are two SAR ADCs in the device, a 16-bit Main ADC and a 14-bit AUX ADC; both use a precision reference (REFH) for high-accuracy measurement. Each ADC has its own independent control and can be enabled or disabled separately. The Main ADC is the main measurement for cell voltages (VCELL) and temperature through thermistors connecting to the GPIOs. It also provides TSREF and die temperature measurements. The AUX ADC is mainly used during diagnostic procedures such as providing measurements on internal reference voltages or DAC output of the OVUV and OTUT comparators. It serves as a redundancy measurement for cell voltage inputs and thermistor temperature input through the GPIOs.

The subsections below provide an overview of the Main and AUX ADCs measurement paths. See [Section 10](#page-192-0) for the recommended external component connection. See [Section 9.3.6.4](#page-82-0) for the diagnostic control function and status of this block.

9.3.2.1 Main ADC

There are total of 24 inputs (slots) multiplexed to the Main ADC [\(Figure 9-2\)](#page-26-0). All inputs are measured in round robin fashion [\(Figure 9-3](#page-26-0)). Each input takes 8 μs (nominal) to measure and a single round robin cycle completes in 192 μs (nominal). The inputs to the Main ADC are:

- Die temperature 1
- TSREF
- Cell1 to Cell16 voltages through differential VC_{n-1} to VC_n , where n = 1 to 16
- Bus bar input through differential BBP–BBN pins
- Multiplexed GPIO1 through GPIO8
- Spares (RSVD)

All measurements are reported in 16-bit hexadecimal in 2s complement. Results are reported to the corresponding **_HI* (high-byte) and **_LO* (low-byte) registers. First, convert the hexadecimal results to decimal values. Follow the equations in Table 9-1 to translate the result to μ V or °C.

When the Main ADC is enabled, all Main ADC-related result registers shown in Table 9-1 are reset to the default value 0x8000. The measured result is populated to the result registers as the main ADC makes its conversion along the round robin cycle. When MCU reads the ** HI* register, the device will pause the data refresh to the associated **_LO* register until that **_LO* register is read.

Table 9-1. Main ADC Measurement Conversion Equations

Figure 9-2. Main ADC Measurement Path

Round robin N

Figure 9-3. Main ADC Round Robin Measurements

9.3.2.1.1 Cell Voltage Measurements

9.3.2.1.1.1 Analog Front End

The cell voltage measurements of the Main ADC are taken from the VC0 through VC16 pins. The device allows a minimum of 6 cells to a maximum of 16 cells to be measured. The VC0 through VC16 pins are connected to the analog front end which consists of a BCI filter, level shifter, and an anti-aliasing filter (AAF) on each VC input channel. The BCI filter has a cutoff frequency (f_{cutoff}) of 100 kHz and the AAF has f_{cutoff} of 1.6 kHz. This filters out high-frequency noise on the VC input before going to the high-voltage multiplexer and measured by the Main ADC. The level shifter block is turned off to save power in SLEEP and SHUTDOWN modes.

9.3.2.1.1.2 VC Channel Measurements

The VC pins are the input channels for cell voltage measurements from the Main ADC measured in the Cell1 to Cell16 slots of the round robin. The round robin timing is always the same even if fewer than 16 cells are connected to the device [\(Figure 9-4\)](#page-27-0). That is, for the inactive (or unused) VC channel, the device ignores the respective cell slot, but it does not remove the slot from the round robin cycle. This keeps a consistent measurement timing regardless of the cell number configuration. It also provides a consistent sampling time to the post-ADC digital LPF input.

To determine the number of active VCELL channels for ADC measurement, the *ACTIVE_CELL[NUM_CELL3:0]* parameter sets the highest active channel number. The device assumes any VC channel below the setting is also active. For example, when a 14S is connected to the device, the MCU sets the *[NUM_CELL3:0]* to 14S, the Main ADC ignores channel 15 and channel 16 measurements and takes measurements on channels 1 through 14.

The measurement results are reported in the corresponding *VCELL*_HI* (high-byte) and *VCELL*_LO* (low-byte) registers, where * = 1 to 16. If the digital LPFs are disabled, the result registers are reported with the single ADC conversion values; otherwise, the result registers are reported with filtered measurement values. For an inactive VC channel, the respective *_HI* and *_LO* registers remain with the default value 0x8000.

MAIN ADC

Inactive slots remain in the round robin, but device does not make the measurement

Figure 9-4. Same Round Robin Timing for 6S Through 16S

9.3.2.1.1.3 Post-ADC Digital LPF

Each differential VC channel measurement is equipped with a post-ADC LPF. The LPFs have much lower cutoff frequency (f_{cutoff}). There are 7 f_{cutoff} options: 6.5 Hz, 13 Hz, 26 Hz, 53 Hz, 111 Hz, 240 Hz, and 600 Hz, configurable through the *ADC_CONF1[LPF_VCELL2:0]* setting. Once an f_{cutoff} value is selected and the LPFs are enabled by setting *ADC_CTRL1[LPF_VCELL_EN]* = 1, the same f_{cutoff} setting applies to all VC channel measurements.

The digital LPF is implemented as single-pole filter which responds very similarly as an analog RC circuit. This means the Main ADC will be running in continuous mode for the digital LPFs to produce effective filtered results.

The MCU should take into account the digital filter settling time when there is a step change in the input DC voltage level. Equation below gives a typical estimate of digital filter settling time to hit settling accuracy threshold for a step in VC voltage.

Digital Filter Settling Time ~ [({log10 (Settling Accuracy Threshold [mV] / Voltage Step in Input Voltage [mV])} / {log10(1 - Filter Coefficient)}) - 1] x 0.192 ms

For example: If VC step by 15mV, and user has to accommodate ~27ms settling time to within 1 LSB of input step for 26Hz LPF setting.

When the LPF starts, from disabled to enabled state, it jumps to its first input value and starts the filtering from that point. As compared to starting from 0 V or some mid-level voltage, this implementation allows a fast settling time for Main ADC and LFP is just starting.

9.3.2.1.1.4 BBP and BBN Measurements

The BBP and BBN pins are the inputs for bus bar measurement from the Main ADC. The intent of the BB channel is to enable the system to share a bus bar with a cell to a single VC channel, as the example shows in [Figure 9-5.](#page-28-0) Hence, similar to the VC inputs, the BBP/N inputs also have the BCI, Level-Shifters, and AAF filters in the front end. The differential BB channel measurement also has an option to pass-through a post-ADC digital LPF. With the same f_{cutoff} option as for the VC channel by using different configuration and enable control, *ADC_CONF1[LPF_BB2:0]*and *ADC_CTRL1[LPF_BB_EN]*.

Figure 9-5. Simplified BBP and BBN Connections

The BB channel measurement is reported in the *BUSBAR_HI* (high-byte) and *BUSBAR_LO* (low-byte) registers. If the digital LPF is disabled, the result registers are reported with the single ADC conversion value; otherwise, the result is reported in the filtered measurement value. In Figure 9-5, to obtain the actual Cell6 measurement, the MCU takes the difference of (*VCELL6_HI/LO* measurement – *BUSBAR_HI/LO* measurement). If the BBP and BBN pins are not used (floating), the *BUSBAR_HI/LO* register values are meaningless. The MCU will ignore these register values.

9.3.2.1.2 Temperature Measurements

9.3.2.1.2.1 DieTemp1 Measurement

There are 2 die temperature sensors, DieTemp1 and DieTemp2. The DieTemp1 is routed to the Main ADC and it is also used for the Main ADC gain and offset correction internally. The measurement is reported in the *DIETEMP1_HI* (high-byte) and *DIETEMP1_LO* (low-byte) registers. The 0°C measurement is centered to hex value 0x0000h, so a positive value represents a positive temperature and a negative value represents a negative temperature. The measurement is also capped off to +200°C and –100°C.

9.3.2.1.2.2 GPIOs and TSREF Measurements

There are eight GPIOs. All GPIO inputs are available to be used for thermistor connections for temperature measurements and be used as a simple, single-ended, voltage input measurement.

Figure 9-6. Thermistor Connection

[Figure 9-6](#page-28-0) shows the thermistor circuit when GPIO is enabled for thermistor measurements. MCU ensures TSREF is enabled by setting *CONTROL2[TSREF_EN]* = 1 and settled before taking the measurement value.

The GPIOs are multiplexed to one of the Main ADC MUX inputs. That is, in a single round robin cycle, only one GPIO is measured. To complete all eight GPIO measurements, it takes eight round robin cycles.

To enable the GPIO for ADC measurement, the corresponding *GPIO_CONFn[GPIO*2:0]* (where n = 1 to 4, * = 1 to 8 for the corresponding GPIO) register is configured to ADC input or ADC and OTUT input. For example, to enable GPIO1 for ADC measurement only, set *GPIO_CONF1[GPIO12:0]* to ADC input. See [Section 9.3.5](#page-48-0) for more details. If a GPIO is not configured for any ADC measurement, the device will ignore the corresponding GPIO slot but does not remove the slot from the round robin cycle. See Figure 9-7 for an example when GPIO2 is configured for non-ADC measurement.

Figure 9-7. GPIO2 Not Configured for ADC Measurement

The measurements are reported in the corresponding *GPIO*_HI* (high-byte) and *GPIO*_LO* (low-byte) registers, where * = 1 to 8. The measurement result is in μV. To achieve better temperature accuracy, the MCU can use a ratiometric measurement by using both TSREF and GPIO measurement with the following formula: (GPIO_ADC/ TSREF_ADC) = RNTC/(RNTC + R1), where

- GPIO ADC = ADC measurement on GPIO
- TSREF_ADC = ADC measurement on TSREF
- RNTC = NTC thermistor resistance
- ACTIVE CELL register: Determine the inactive VC channel(s) and keep the result registers to default value 0x8000.
- R1 is the pull-up resistor as shown in [Figure 9-6](#page-28-0) with the assumption the R2 is not used

For an inactive GPIO channel, the respective *HI* and *LO* registers remain with the default value 0x8000.

9.3.2.1.3 Main ADC Operation Control

9.3.2.1.3.1 Operation Modes and Status

To start the Main ADC, the host MCU sets *ADC_CTRL1[MAIN_GO]* = 1. When the device receives the GO command, it first samples the following settings to determine Main ADC configuration and then operates the Main ADC accordingly. Any change of the settings below requires the MCU to resend another GO command to implement the new settings.

- *ADC_CTRL1[MAIN_MODE1:0]*: three run modes. See Table 9-2 for details.
- ADC_CTRL1[LPF_VCELL_EN]: LPF for VC channels. Set to *ADC_CONF1[LFP_VCELL2:0]* f_{cutoff} if enabled.
- ADC_CTRL1[LPF_BB_EN]: LPF for BB channel. Set to *ADC_CONF1[LFP_BB2:0]* f_{cutoff} if enabled.
- *ADC_CONF2[ADC_DLY5:0]*: Delay the start of the Main ADC. Use to align the ADC start time among the daisy-chained devices.
- ACTIVE_CELL register: Determine the inactive VC channel(s) and keep the result registers to default value 0x8000.
- *GPIO_CONF1* to *GPIO_CONF4*: Determine the inactive GPIO channel(s) and keep the result registers to default value 0x8000.
- MAIN_ADC_CAL1, MAIN_ADC_CAL2, CS_ADC_CAL1, CS_ADC_CAL2, ADC_CTRL1[CS_DR] register

Note

When using the MAIN ADC with the LPF Filter enabled and an ADC reset is desired, it is important that the LPF_VCELL_EN bit, LPF_BB_EN bit and MAIN_GO bit is set to 0 and again set to 1 before running the MAIN ADC again, due to needed re-initialization of the internal LPF buffer. If this procedure is ommited then an LPF_FAIL status bit can occur on the following MAIN ADC activation.

There are two status bits to indicate the Main ADC status:

- DEV_STAT_[MAIN_RUN]: indicates if the Main ADC is running or not.
- *ADC_STAT1[DRDY_MAIN_ADC]*: set when at least eight round robin cycles have completed indicating all active GPIO channels and all other Main ADC inputs have at least one measurement completed.

Table 9-2. Summary of Main ADC Run Modes

The level shifter is enabled for the number of channels specified in the *ACTIVE_CELL[NUM_CELL3:0]* when device enters ACTIVE mode. MCU shall wait for $t_{AFE\text{ SETTLE}}$ time before starting the Main ADC whenever the device enters ACTIVE mode or when *[NUM_CELL3:0]* setting is changed.

The Main ADC operates in ACTIVE mode only. If the ADC is running while the device goes into SLEEP, the Main ADC will be "frozen" (that is, ADC is stopped but device still remembers the operational state). When the device returns to ACTIVE mode without any digital reset event, the Main ADC will restart and continues from its "pre-frozen" state. In this condition, the cell voltage measurements are off during the t_{AFE} SETTLE time because input voltage to the ADC is not settled yet. MCU can ignore these measurements or send a new GO command to restart the Main ADC after tAFE_SETTLE.

9.3.2.2 AUX ADC

There are a total of 24 inputs (slots) multiplexed to the AUX ADC [\(Figure 9-8](#page-32-0)). All inputs are measured in round robin fashion [\(Figure 9-9](#page-32-0)). Each input takes 8 μs (nominal) to measure and a single round robin cycle completes in 192 μs (nominal). The inputs to AUX ADC are:

- • Die temperature 2
- Multiplexed differential CB_{n-1} to CB_n (AUXCELL1 to AUXCELL16), where n = 1 to 16 and differential bus bar input through the BBP to BBN pins.
- MISC measurements:
	- BAT pin
	- REFL, internal reference
	- VBG2, internal bandgap
	- VCM, common voltage on Main ADC
	- AVAO_REF, always-on block reference
	- AVDD_REF
	- OV DAC from OV protector
	- UV DAC from UV protector
	- VCBDONE DAC from UV protector
	- OT or OTCB DAC from OT protector
	- UT DAC from UT protector
- Multiplexed GPIO1 to GPIO8
- Spares (RSVD)

All measurements are reported in 16-bit hexadecimal in 2s complement. Results are reported to the corresponding **_HI* (high-byte) and **_LO* (low-byte) registers. It first converts the hexadecimal results to decimal values. Follow the equations in Table 9-3 to translate the result to μ V or °C.

When the AUX ADC is enabled, all AUX ADC related result registers shown in Table 9-3 are reset to the default value 0x8000. The measured result is populated to the result registers as the AUX ADC makes its conversion along the round robin cycle. When MCU reads the **_HI* register, the device will pause the data refresh to the associated **_LO* register until that **_LO* register is read.

Table 9-3. AUX ADC Measurement Conversion Equations

Figure 9-9. AUX ADC Round Robin Measurements

9.3.2.2.1 AUX Cell Voltage Measurements

9.3.2.2.1.1 AUX Analog Front End

The AUX ADC path serves as a redundancy path to the Main ADC measurement on cell voltage measurements and bus bar measurements. It also has the front end filters of a BCI filter and an AAF filter in the AUX ADC path. The AUXCELL channel and differential BB channel (taken from BBP and BBN pins) in the AUX path are multiplexed (shown as the CB MUX in Figure 9-8) to share a single BCI filter and AAF filter. The CB MUX output after the front end filters is then going into one of the AUX ADC MUX and to the AUX ADC for measurement.

Because the front end filters are shared, the device has to wait for the AAF filter to settle before making any valid CB channel (AUXCELL) or BBP and BBN channel measurement. The default AAF f_{cutoff} is 1.64 kHz which translates to additional 4.3ms settling time to complete a single CB or BB channel measurement. The device provides 3 AAF settling time options, 4.3ms (default), 2.3ms, and 1.3ms, configured by the ADC_CONF1[AUX_SETTLE1:0] bits. The BCI filter f_{cutoff} is 100 kHz as in the Main ADC path.

Note

In order to achieve best measurement accuracy through the AUX ADC it is recommended to reset the ADC every time a new CB channel is locked through the AUX CELL SEL bits. This will ensure that the common mode error calibration routine is re-run and the measured result is compensated for common mode error.

9.3.2.2.1.2 CB and BB Channel Measurements

One slot, the CB MUX output slot, is assigned in the AUX ADC round robin cycle for the CB channels (differential $CB_{n-1} - CB_n$, where n = 1 to 16) and BB (differential BBP – BBN)channel measurement because these channels are multiplexed to a single input to the AUX ADC multiplexer. For a single CB or BB channel measurement, it takes multiple round robin cycles because the device has to wait for the AAF settling time as well.

Because of the need to wait for the AAF to settle, the AUX ADC would only measure CB and BB channels that are active and are selected by the MCU; inactive or unselected channels are skipped.

Active CB channels are determined by the *ACTIVE CELL[NUM CELL3:0]* setting. These bits set the highest active channel number. For example, when a 14S is connected to the device, the MCU sets the *ACTIVE_CELL[NUM_CELL3:0]* to 14S, the device assumes CB channels 1 through 14 are active; CB channels 15 and 16 are inactive and will be skipped by the AUX ADC.

MCU can control which CB and BB channels to be measured through the AUX ADC. The *ADC_CTRL2[AUX_CELL_SEL4:0]* gives the options to run through all the active CB channel and BB channels or to lock to a single CB channels or lock to the BB channel[.Figure 9-10](#page-34-0) shows the example of how the AUXCELL slot is implemented with different *[AUX_CELL_SEL4:0]* setting.

It is recommend to run AUX ADC in continuous mode and all AUX ADC to measure through all the active CB channel once. This enables the device to reduce the common mode error in AUX ADC measurement. MCU shall perform this procedure before running ADC comparison related diagnostic or locking to a single CB or BB channel measurement.

There is no post-ADC LPF in the AUX ADC path. When the AUX ADC measurements are used during diagnostics, the AUX CELL (CB channel) measurements are compared against the Main ADC prefiltered measurements. While the device performs VCELL (from Main ADC) to AUX CELL (from AUX ADC) measurement comparison internally, the AUX BB comparison is performed by the host instead. See [Section](#page-82-0) [9.3.6.4](#page-82-0) for more details.

The device makes the CB or BB channel measurement available to read only when the *[AUX_CELL_SEL4:0]* bits are set to lock on a single CB (must be active) or BB channel. The measurement is reported in the *AUX_CELL_HI* (high-byte) and *AUX_CELL_LO* (low-byte) registers. The result registers will be updated after the AAF settling time is passed. For any other conditions, including lock to an inactive CB channel, the result registers remain with the default value 0x8000.

34 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

CB MUX stays at the selected channel for the AUX ADC AAF settling time, but the measurement during this time is discarded

Figure 9-10. CB MUX Output Slot with Different *[AUX_CELL_SEL4:0]* **Setting**

9.3.2.2.2 AUX Temperature Measurements

9.3.2.2.2.1 DieTemp2 Measurement

There are 2 die temperature sensors, DieTemp1 and DieTemp2. The DieTemp2 is routed to the AUX ADC and is also used for the AUX ADC gain and offset correction internally. The measurement is reported in the *DIETEMP2_HI* (high-byte) and *DIETEMP2_LO* (low-byte) registers. The 0°C measurement is centered to hex value 0x00, so a positive value represents positive temperature and a negative value represents negative temperature. The measurement is also capped off to +200°C and –100°C.

9.3.2.2.2.2 AUX GPIO Measurements

The AUX GPIO path is the same as the main GPIO path. All eight GPIOs are multiplexed to a single AUX ADC MUX input. There is only one GPIO slot in the AUX ADC round robin cycle. That is, in a single AUX ADC round robin cycle, only one GPIO will be measured. To complete all eight GPIO measurements, it takes eight round robin cycles. If GPIO is connected to the thermistor network, the MCU enables TSREF by setting *CONTROL2[TSREF_EN]* = 1 and ensures TSREF is stable before starting the AUX ADC measurement.

When AUX ADC is enabled, the GPIO slot in the 1st round robin cycle is GPIO1, 2nd round robin cycle is GPIO3, and so on. For the AUX ADC to make a measurement on a GPIO, the GPIO must be configured as ADC input or ADC and OTUT input in the corresponding *GPIO_CONFn[GPIO*2:0]* bits, where n = 1 to 4, * = 1 to 8 for the respective GPIO channel. See [Section 9.3.5](#page-48-0) for more details. If the GPIO is inactive for the ADC measurement, the device ignores the corresponding GPIO slot but does not remove the slot from the AUX ADC round robin cycle.

By default, the AUX ADC loops through all GPIO channels and the measurements do not report out to the result registers. However, if MCU locks to a single GPIO channel, the locked GPIO measurement is

reported to the *AUX GPIO^{*} HI* (high-byte) and *AUX GPIO^{*} LO* (low-byte) registers. This channel lock can be set by the *ADC_CTRL3[AUX_GPIO_SEL3:0]* bits. The result registers will report a GPIO measurement if *[AUX_GPIO_SEL3:0]* is locked to single GPIO channel, any other condition will show default value 0x8000.

⁽a) [AUX_GPIO_SEL3:0] = loop through all GPIO channels (b) [AUX_GPIO_SEL3:0] = Lock to GPIO3

Figure 9-11. GPIO Slot with Different *[AUX_GPIO_SEL3:0]* **Setting**

9.3.2.2.3 MISC Measurements

There are 12 MISC measurements listed at the beginning of the AUX ADC section. When the AUX ADC is enabled, these inputs are measured in every round robin cycle. [Table 9-3](#page-31-0) shows the corresponding result registers.

The DAC inputs of the OVUV and OTUT protectors reflect the real-time DAC values of the device which shows the OVUV and OTUT detection or recovery threshold currently in use in the protectors. It is normal to observe a change of the DAC measurements if there are unused channels or if any cell or GPIO channels detect a fault. See [Section 9.3.4](#page-44-0) for description of the protector architecture and see [Section 9.3.6.4](#page-82-0) for the protector DAC measurement configuration.

9.3.2.2.4 AUX ADC Operation Control

To start the AUX ADC, the host MCU sets *ADC_CTRL3[AUX_GO]* = 1. When the device receives the GO command, it first samples the following settings to determine the AUX ADC configuration, then operates the AUX ADC accordingly. Any change to the settings below requires the MCU to send another GO command to implement the new settings.

- *ADC_CTRL3[AUX_MODE1:0]*: Four run modes. See [Table 9-4](#page-36-0) for details.
- *ADC_CTRL2[AUX_CELL_SEL4:0]*: Selects which CB channels are measured by AUX ADC.
- *ADC_CONF1[AUX_SETTLE1:0]*: Configures the AUX ADC AAF settling time.
- *ADC_CTRL3[AUX_GPIO_SEL3:0]*: Selects which GPIO channels are measured by AUX ADC.
- *ACTIVE_CELL* register: Determines the inactive CB channel(s).
- *GPIO_CONF1* to *GPIO_CONF4*: Determines the inactive GPIO channel(s).

There are four status bits to indicate the AUX ADC status:

- DEV STAT[AUX_RUN]: indicates if the AUX ADC is running or not.
- *ADC_STAT1[DRDY_AUX_MISC]*: set when all MISC inputs are measured at least once.
- *ADC_STAT1[DRDY_AUX_CELL]*: set when the CB or BB channels selected by *[AUX_CELL_SEL4:0]* are measured at least once.
• *ADC_STAT1[DRDY_AUX_GPIO]*: set when all GPIO channels (active or inactive) have been measured once. Inactive channel measurements will be ignored by the device.

Table 9-4. Summary of AUX ADC Run Modes

The AUX ADC operates in ACTIVE mode only. If the ADC is running while the device goes into SLEEP mode, the AUX ADC will be "freezed"; that is, the ADC stops but the device still remembers the operational state. When the device returns to ACTIVE mode without any digital reset event, the AUX ADC will restart and continue from its "prefreeze" state.

9.3.2.3 Synchronization between MAIN and AUX ADC Measurements

When AUX_CELL_ALIGN = 0x0 in ADC_CTRL2 register the device aligns AUX Cell Measurement (CB MUX - Slot 5) with the target VC channel slot on MAIN cell. DieTemp2 starts without any delay, and AUX cell CB MUX slot #5 moves dynamically accordingly to match the selected MAIN cell and the remaining AUX ADC slots adjust accordingly. This ensures that there is no time skew between MAIN VC and AUX CB ADCs sampling. This feature helps improve the ASIL-D accuracy significantly.

When AUX_CELL_ALIGN = 0x1, then the dynamic alignment is disabled and the AUX Cell Measurement (CB MUX Slot #5) is always aligned to Main ADC Cell 8 Measurement (MAIN ADC Slot #12).

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

a) [AUX_CELL_SEL] = 00h - Running all active cell channels set by ACTIVE_CELL_CONF register. Ch1 conversion.

b) [AUX_CELL_SEL] = 00h - Running all active cell channels set by ACTIVE_CELL_CONF register. Ch2 conversion.

c) $[AUX_CELL_SEL] = 04h - Lock to AUX CEL 3. Ch3 conversion.$

Figure 9-12. Synchronization between MAIN and AUX ADC Sampling

9.3.3 Cell Balancing

The device integrates internal cell balancing MOSFET (CBFET) across each CB channel to enable passive cell balancing. The balancing current is determined by the cell voltage, the external resistor in series with the CB pin, and the internal CBFET Rdson, R_{DSON} parameter. The following equations calculate the effective balancing current with or without adjacent CBFETs being on. Cell balancing can run in ACTIVE or SLEEP mode.

- Balancing with no consecutive CBFET on [\(Figure 9-13](#page-38-0) (a)): I_{CB} = VCell / ((2 × R_{CB}) + Rdson_{QCB})
- Balancing with two consecutive CBFETs on ([Figure 9-13](#page-38-0) (b)): I_{CB} = (Sum of two VCELL) / ((2 × R_{CB}) + $Rdson_{QCBn}$ + $Rdson_{QCBn-1})$)

38 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

(a) Cell balancing with internal CBFET (b) Cell balancing with 2 consecutive CBFETs on

Figure 9-13. Internal Cell Balancing and the Flow of Balancing Current

9.3.3.1 Set Up Cell Balancing

There are three steps to set up cell balancing. Each step is described in detail in the following subsections. The host MCU follows the steps to configure the balancing control before starting cell balancing. Balancing starts by setting *BAL_CTRL2[BAL_GO]* = 1. The *BAL_STAT[CB_RUN]* = 1 indicates the cell balancing is actively running. Note that channels not selected by ACTIVE_CELL[NUM_CELL3:0] are bypassed during cell balancing.

- 1. Determine which channel to enable for cell balancing.
- 2. Select the cell balancing control methods, auto or manual balancing control.
- 3. Decide the additional control configuration:
	- a. Will the thermal management based on thermistor measurement be enabled?
	- b. Is cell balancing stop based on cell voltage?
	- c. Will cell balancing terminate if any unmasked fault is detected?

9.3.3.1.1 Step 1: Determine Balancing Channels

The device provides an individual balancing timer for each channel. The balancing timer is the primary control setting to start and stop the cell balancing on a channel. The balancing timer is configured by *CB_CELL*_CTRL* registers, where * = 1 to 16 corresponding to CBFET 1 (CB channel 1) to CBFET 16 (CB channel 16). A non-zero value in these registers sets up the corresponding channels for balancing, but the CBFETs will not turn on until MCU issues the *BAL_CTRL2[BAL_GO]* = 1. When a channel balancing timer expires, cell balancing on that channel stops. Cell balancing can also stop with other conditions, like cell voltage below a certain threshold, unmasked fault is detected, or a forced stop by the host. [Section 9.3.3.3](#page-41-0) summarizes the cell balancing stop conditions.

9.3.3.1.2 Step 2: Select Balancing Control Methods

The cell balancing runs autonomously once it is configured. The cell balancing control can be configured in two ways using the *BAL_CTRL2[AUTO_BAL]* bit.

- Auto balancing control (*[AUTO_BAL]* = 1): With this method, host MCU can enable balancing on any channel. Once the host sends a *[BAL_GO]* = 1, balancing starts and the device will automatically duty cycle all enabled CBFETs in an odd and even manner. The duty cycle is configured by *BAL_CTRL1[DUTY2:0]* bits.
	- Example 1: MCU sets up all 16 channels for cell balancing.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 39

Example: Both odd and even CB_CELL*_CTRL registers have non-zero setting

Figure 9-14. Auto Balancing Control, Example 1

– Example 2: MCU sets up odd or even channels only for cell balancing. The *BAL_CTRL1[DUTY2:0]* bits setting is ineffective because the device is not switched between odd or even channels. **Example: Odd CB_CELL*_CTRL registers have non-zero value**

 Even CB_CELL*_CTRL registers are all zero

Figure 9-15. Auto Balancing Control, Example 2

- Manual balancing control (*[AUTO_BAL]* = 0): With this method, the device will turn on the CBFETs that have non-zero balancing timer settings once *[BAL_GO]* = 1 is received. There is no odd and even channel switching during the cell balancing and the *BAL_CTRL1[DUTY2:0]* setting does not apply under this control. Host MCU can enable two consecutive CBFETs with this method and a maximum of eight CBFETs can be enabled. When two consecutive CBFETs are enabled with both channels connected to battery cells, the balancing current is significantly different compared to no adjacent CBFET being on [\(Figure 9-13](#page-38-0)). The *DEV_CONF[NO_ADJ_CB]* bit is provided to avoid inadvertent enabling of an adjacent CBFET for a system that is not intended to have an adjacent channel on for balancing. In this control method, the device is relying on the MCU to enable the proper channels. If the MCU sends *[BAL_GO]* = 1 but the CBFETs are enabled with an invalid condition, the device will not start balancing and will set *BAL_STAT[INVALID_CBCONF]* = 1. Invalid configurations are either:
- More than eight channels are enabled for balancing (that is, more than eight *CB_CELL*_CTRL* registers have non-zero settings),
- *DEV_CONF[NO_ADJ_CB]* = 1, but adjacent channels are enabled for balancing,
- *DEV_CONF[NO_ADJ_CB]* = 0, but more than two consecutive channels are enabled for balancing:
	- Example: Enabling CBFET 1, 2, 4, 5, 7, 10, 12, and 14 is valid.
	- Example: Enabling CBFET 1, 2, and 3 is invalid.

Figure 9-16. Manual Balancing Control

9.3.3.1.3 Step 3a: Balancing Thermal Management

With passive balancing, heat is generated through the internal CBFETs and the external balancing resistors. This creates 2 hotspots on the PCB, the device and the balancing resistors area. The device is designed to support up to 240mA at 75°C ambient. Higher balancing current can be supported with lower ambient temperature.

Nevertheless, the device provides two thermal management functions to avoid overheating the die as well as managing the PCB temperature. Both functions monitor temperature, either die temperature or thermistor temperature, to automatically pause balancing if temperature exceeds a pause threshold. When temperature falls below a recovery threshold, balancing will automatically resume. In the cell balancing pause state, all balancing timers and balancing settings are "freezed", balancing will resume with the same configuration when the device is out of the pause state.

- CB TWARN Balancing Pause: There are die temperature sensors built near the internal CBFETs. When *[BAL_GO]* = 1 is sent, these temperature sensors are enabled. If any of the sensors detect a die temperature $>$ than the T_{CB} _{TWARN} threshold (105°C nominal), balancing on all channels is paused. The device sets the *BAL_STAT[CB_INPAUSE]* = 1 and *BAL_STAT[OT_PAUSE_DET]* = 1. When all sensors detect die temperature < $(T_{CB-TWARN} - T_{CB-HYS})$, cell balancing will resume on the balancing enabled channels.
- Thermistor OTCB Balancing Pause: To manage thermal increases due to external balancing resistors, the device has an option to pause cell balancing on all channels if any of the active thermistors connected to GPIOs detects a temperature greater than a threshold set by *OTCB_THRESH[OTCB_THR3:0]*. Once a OTCB detection is triggered, the *BAL_STAT[CB_INPAUSE]* = 1 and *BAL_STAT[OT_PAUSE_DET]* = 1. The balancing on all enabled channels will resume once all active thermistors detect a temperature less than a recovery threshold set by (*OTCB_THRESH[OTCB_THR3:0]* + *OTCB_THRESH[COOLOFF2:0]*). The OTCB detection is performed through the integrated OT protector. The protector must be turned on and running in round robin mode before cell balancing starts. See [Section 9.3.4](#page-44-0) for the protector control details. To use the OTCB function, MCU follows the setup sequence state below:
	- Before enabling OT protector:
		- GPIO used for this function will be configured to ADC and OTUT inputs.
		- *[OTCB_THR3:0]* and *[COOLOFF2:0]* are configured.
	- Enable the OT protector in round robin mode.
	- Set *[OTCB_EN]* and *[BAL_GO]* to 1.

Failure to do so may result in no OTCB pausing action or pausing at the wrong temperature. If a different OTCB or COOLOFF threshold is needed, MCU configures the new threshold values and then re-starts the OT protector to latch in the new setting. It is not required to resend the *[BAL_GO]* = 1.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

Figure 9-17. Cell Balancing Pause and Resume by OTCB Detection

9.3.3.1.4 Step 3b: Option to Stop On Cell Voltage Threshold

Besides the balancing timers, cell balancing can stop if the channel voltage is less than a threshold set by the *VCB_DONE_THRESH* register with a non-zero value. This stop voltage threshold applies to all channels. When this stop option is used, a channel will stop its balancing either if its balancing timer expires or its voltage level is less than *VCB_DONE_THRESH* setting.

The detection of the *VCB_DONE_THRESH* setting is performed by the integrated UV protector. The protector must be turned on and running in round robin mode before cell balancing starts. See [Section 9.3.4](#page-44-0) for the protector control details.

When using the VCB DONE detection function, the MCU follows the setup sequence state below:

- Configure the *VCB_DONE_THRESH* register
- Enable the UV protector in round robin mode
- Send *[BAL_GO]* to 1

Failure to do so may result in no VCB_DONE detection or cell balancing stops at a wrong channel voltage.

If different *VCB_DONE* thresholds are needed, MCU configures the new threshold values and then re-starts the UV protector to latch in the new setting. It is not required to resend the *[BAL_GO]* = 1.

9.3.3.1.5 Step 3c: Option to Stop at Fault

The device provides an option to abort cell balancing if an unmasked fault is detected. To enable this option, MCU sets *BAL CTRL2[FLTSTOP_EN]* = 1 before starting cell balancing. If cell balancing is aborted under this condition, the *BAL_STAT[ABORTFLT]* = 1.

9.3.3.2 Cell Balancing in SLEEP Mode

Cell balancing can be operated in both ACTIVE and SLEEP modes. To run cell balancing in SLEEP mode, simply configure and start cell balancing in ACTIVE mode first. Once cell balancing is running, put the device in SLEEP mode. Cell balancing will continue autonomously in SLEEP mode. See [Section 9.4](#page-104-0) for description of putting device in SLEEP mode.

When cell balancing is completed with *BAL_STAT[CB_DONE]* = 1, there is an option to put the device in a different power mode by using the *BAL_CTRL2[BAL_ACT1:0]*. For example, setting *[BAL_ACT1:0]* to 0b10 (SHUTDOWN mode) and start cell balancing, When cell balancing is completed in all balancing enabled channels, the device will automatically enter SHUTDOWN mode without MCU interaction. When multiple devices are connected in daisy chain structure, one device may complete its balancing but another may not. Using this option can result with devices in different power states for some period of time. See Section 9.3.3.3 for details about the *BAL_STAT[CB_DONE]* bit set conditions.

9.3.3.3 Pause and Stop Cell Balancing

9.3.3.3.1 Cell Balancing Pause

Cell balancing can be paused by one of three methods:

If die temperature during balancing > $T_{CB-TWARN}$.

- If *[OTCB_EN]* = 1 when any thermistor detects a temperature greater than OTCB_THR.
- MCU sets *BAL_CTRL2[CB_PAUSE]* = 1.

The first two conditions are described in [Section 9.3.3.1.3.](#page-40-0) The third pause condition is a MCU-controlled pause action usually used during a diagnostic check that involves the CB path. MCU can pause cell balancing through the *[CB_PAUSE]* bit at any given time once balancing starts.

When the cell balancing is paused due to any of the pause methods, the pause activity is the same:

- Turn off CBFETs on all channels.
- All balancing timers are in hold or "freeze" state.
- *BAL_STAT[CB_INPAUSE]* = 1.
- Any unmasked fault detected during the pause state does not terminate cell balancing. This is because the pause event can be used during diagnostic and fault insertion can be part of the diagnostic.

Once the device exits the cell balancing pause state, the cell balancing resumes. Cell balancing timers will continue the count down. CB channels with non-zero values in their timers will continue with the balancing.

9.3.3.3.2 Cell Balancing Stop

Cell balancing stops in one of three conditions summarized in Table 9-5.

Table 9-5. Cell Balancing Stop Conditions

Additionally, MCU can also force stop cell balancing on any particular channel or on all channels by either:

- Zeroing out the balancing timer setting and issuing *[BAL_GO]* = 1.
- Setting a voltage greater than the CB channel voltage in the *VCB_DONE_THRESH* register and issuing *[BAL_GO]* = 1.

Because the cell balancing timer is the primary control to start cell balancing, if the MCU resets all balancing timers to 0 with *[BAL_GO]* = 1, the device does not start balancing and *BAL_STAT[CB_DONE]* remains 0.

On the other hand, if any of the cell balancing timers is non-zero but the *VCB_DONE_THRESH* register is set to a threshold greater than all CB channel voltages with *[BAL_GO]* = 1, the device starts cell balancing because of non-zero values on the balancing timers, but immediately stops because of the *VCB_DONE_THRESH* stop condition. The *BAL_STAT[CB_DONE]* is set to 1 for this condition.

9.3.3.3.3 Remaining CB Time

Each channel has a balancing timer, when balancing starts, the timers start counting down from the configured balancing time set by *CB_CELLn_CTRL* registers, where n= 1 to 16. When balancing is pause, these timers are paused.

To read the remaining CB time, MCU set *[BAL_TIME_SEL3:0]* to select a single channel, then issue *[BAL_TIME_GO]* = 1 which will load the remaining CB time of the selected channel to the *BAL_TIME* register. Repeat the steps to read other remaining CB time on other channels. This timer information is only valid if CB is running, in pause state or in a valid CB stop condition.

If *BAL_TIME* register reports 0x7F or 0xFF, which is not a valid value. This indicates the balancing configuration is keeping the balancing in a stop state, such as *[BAL_GO]* = 1 with all balancing timer set to 0, or MCU never issue *[BAL_GO]* = 1.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 43

Table 9-6. BAL_TIME Register Status

9.3.3.4 Module Balancing

A small current can sink through GPIO as a way to balance the module voltage. The host can connect a loading resistor on the GPIO and configure the GPIO as digital output high which then loading current through CVDD that is regulated from the module stack. Such control can be turned on or off manually by the host.

Alternatively, the device can control this loading path through a function called module balancing (MB). The concept remains the same as depleting module voltage through a loading resistor connected to a GPIO (MB takes over GPIO3 for this function). However, host can set a module balancing timer and a stop threshold to automatically turn off the loading path through the module balancing function.

Figure 9-18. Module Balancing

9.3.3.4.1 Start Module Balancing

- 1. Set a non-zero value to the *MB_TIMER_CTRL* register.
- 2. Configure the stop MB voltage threshold in the *VMB_DONE_THRESH* register.
- 3. The stack module monitoring is performed through AUX ADC. So host starts AUX ADC in continuous.
- 4. Send *BAL_CTRL2[BAL_GO]* = 1.
- 5. GPIO3 will be taken over for this function and is set to digital output port and starts sinking current through a loading resistor. *BAL_STAT[MB_RUN]* = 1

9.3.3.4.2 Stop Module Balancing

Once started, MB stops if one of the following occurs:

- Balancing timer reaches *MB_TIMER_CTRL* setting, device will set *BAL_STAT[MB_DONE]* = 1.
- BAT voltage is less than *VMB_DONE_THRESH* setting (AUX ADC must be on), device will set *BAL_STAT[MB_DONE]* = 1.
- Host stops the balancing by setting *MB_TIMER_CTRL* = 0 and sends *BAL_CTRL2[BAL_GO]* = 1. *BAL_STAT[MB_DONE]* = 0.
- If *BAL_CTRL[FLTSTOP_EN]* = 1 and an unmasked fault is detected, *BAL_STAT[MB_DONE]* = 0

Note

- There is no pause control (manual pause or thermal pause) to module balancing.
- If AUX ADC stops (either stopped by the host or device enters SLEEP mode) during module balancing, the device will not stop module balancing based on BAT voltage. Module balancing will stop by the MB timer expiration condition.
- *BAL CTRL2[BAL ACT1:0]* setting applies to the module balancing function as well. When the *[MB_DONE]* = 1 (and *[CB_DONE]* = 1 if CB is enabled), device can enter the power mode set by the *[BAL_ACT1:0]* setting.

9.3.4 Integrated Hardware Protectors

The device integrates cell OV and UV protectors and thermistor OT and UT protectors with programmable thresholds independent of the ADC functionality or the ADC measurements path. The OVUV and OTUT protectors can operate in ACTIVE or SLEEP mode. The subsections below provide an overview of the protectors. See [Section 9.3.6.4](#page-82-0) for diagnostic control function and status of this block.

9.3.4.1 OVUV Protectors

A set window comparator provides cell voltage monitoring for all VC channels. This comparator function is entirely separate from the ADC function and as such, even if the ADC function fails, the analog comparators still flag the crossing of the overvoltage (OV) and undervoltage (UV) comparator thresholds. The programmed thresholds are translated through DACs to the comparators.

Figure 9-19. OV and UV Protectors

The OV and UV thresholds set by *OV_THRESH* and *UV_THRESH* registers are the same for all VC channels. The active channels are defined by the *ACTIVE_CELL[NUM_CELL3:0]* bits. These bits set the highest active channel number and the device assumes any lower channels are also active.

The *UV_DISABLE1* and *UV_DISABLE2* registers setting disable any individual channel for UV detection, such as channel is connected to bus bar.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 45

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Otherwise, the OV protector detects an OV fault on a particular channel if the VC channel voltage is greater than the OV_THRESH setting. The UV protector detects a UV fault on a particular channel if the VC channel voltage is less than the UV_THRESH setting.

9.3.4.1.1 OVUV Operation Modes

The OV and UV protectors have several operation modes controlled by *OVUV_CTRL[OVUV_MODE1:0]* and is summarized in Table 9-7. To start the OVUV protectors, MCU sets *OVUV_CTRL[OVUV_GO]* = 1.

Table 9-7. OVUV Protector Operation Modes

If OVUV BIST run is in progress, but MCU start ADC, the ADC result registers will be held at 0x8000. ADC measurements will resume once OVUV BIST is completed and after t_{AFF} s_{FTTIF} time pass.

If ADC is running, but MCU start OVUV BIST, the ADC result registers will be held at its last measurement. ADC measurement update resumes once OVUV BIST is completed and after t_{AFE} settle time pass

9.3.4.1.2 OVUV Control and Status

9.3.4.1.2.1 OVUV Control

To start the OV and UV protectors, MCU sets *OVUV_CTRL[OVUV_GO]* = 1. When the device receives the GO command, it samples the following register settings and then starts the OVUV protectors accordingly. Any change of the settings below requires the MCU to resend another GO command to implement the new settings.

- *OV_THRESH* register: Sets the OV threshold for all VC channels
- *UV_THRESH* register: Sets the UV threshold for all VC channels
- *VCB_DONE_THRESH* register: Sets the VCB_DONE threshold for cell balancing stop condition (if enabled)
- *OVUV_CTRL[OVUV_MODE1:0]*: OVUV operation mode selection
- *ACTIVE_CELL* register: Determines the inactive VC channel(s) and ignores the detection result accordingly
- *UV_DISABLE1* and *UV_DISABLE2* registers: Determines the inactive VC channel(s) and ignores the detection result accordingly.

The OVUV protectors can also operate in SLEEP mode. MCU first starts the protector in ACTIVE mode, then puts the device in SLEEP mode. The OVUV protectors will continue the operation until the MCU commands to stop or if the device shuts down.

9.3.4.1.2.2 OVUV Status

The *DEV_STAT[OVUV_RUN]* = 1 indicates the OVUV protectors are running. The OV detection result is reflected in the *FAULT_OV1* and *FAULT_OV2* registers; the UV detection result is reflected in the *FAULT_UV1* and **FAULT** UV2 registers.

The VCB_DONE detection is not a fault but a cell balancing stop condition. The result is reflected in a particular channel stopping cell balancing. See [Section 9.3.3](#page-37-0) for details.

9.3.4.2 OTUT Protector

A set window comparator provides temperature monitoring for all GPIO inputs with the external thermistor network pulled up to TSREF. This comparator function is entirely separate from the ADC function and, as such, even if the ADC function fails, the analog comparators still flag the crossing of the overtemperature (OT) and undertemperature (UT) comparator thresholds. The programmed thresholds are translated through DACs to the comparators.

The OT and UT thresholds set by *OTUT_THRESH[OT_THR4:0]* and *OTUT_THRESH[UT_THR2:0]* bits are the same for all active GPIO inputs. The active GPIO inputs are defined by the *GPIO* CONFn[GPIO*2:0] (where n = 1 to 4, * = 1 to 8 for the corresponding GPIO input). The GPIO has to be configured as ADC and OTUT inputs to be considered as active GPIO inputs for the OTUT protectors.

The OTUT comparators use TSREF as reference, and so the detection is in ratiometric form. The OT protector detects an OT fault on a particular GPIO if the (GPIO voltage/TSREF) is less than the *OTUT_THRESH[OT_THR4:0]* setting. The UT protector detects a UT fault on a particular GPIO if the (GPIO voltage/TSREF) is more than the *OTUT_THRESH[UT_THR2:0]* setting. The OTUT protectors assume the NTC thermistor is used for temperature monitoring.

MCU ensures TSREF is enabled before starting the OTUT protectors. Failing to do so, the OTUT protectors will flag all OT and UT faults on all GPIO inputs as an indication of abnormal detection.

9.3.4.2.1 OTUT Operation Modes

The OT and UT protectors have several operation modes controlled by *OTUT_CTRL[OTUT_MODE1:0]* and are summarized in Table 9-8. To start the OTUT protectors, the MCU sets *OTUT_CTRL[OTUT_GO]* = 1.

Table 9-8. OTUT Protector Operation Modes

Note: The round robin cycle time is always the same regardless of the number of active GPIO inputs

Figure 9-22. OT and UT Round Robin Modes

9.3.4.2.2 OTUT Control and Status

9.3.4.2.2.1 OTUT Control

Ensure TSREF is enabled. To start the OT and UT protectors, host MCU sets *OTUT_CTRL[OTUT_GO]* = 1. When the device receives the GO command, it samples the following register settings and then starts the OTUT protectors accordingly. Any change of the settings below requires the MCU to send another GO command to implement the new settings.

- *OTUT_THRESH[OT_THR4:0]*: Sets the OT threshold for all active GPIO inputs
- *OTUT_THRESH[UT_THR2:0]*: Sets the UT threshold for all active GPIO inputs
- *OTCB_THRESH* register: Sets the OTCB threshold and COOLOFF hysteresis (if enabled)
- *OTUT_CTRL[OTUT_MODE1:0]*: OTUT operation mode selection
- *GPIO_CONF1* to *GPIO_CONF4*: Determines the inactive GPIO channel(s) and ignores the detection result.

The OTUT protectors can also operate in SLEEP mode. MCU first starts the protector in ACTIVE mode, then puts the device in SLEEP mode. The OTUT protectors will continue the operation until the MCU commands them to stop or if device shuts down.

9.3.4.2.2.2 OTUT Status

The *DEV_STAT[OTUT_RUN]* = 1 indicates the OTUT protectors are running. The OT detection result is reflected in the *FAULT_OT* register; the UT detection result is reflected in the *FAULT_UT* register.

The OTCB detection is not a fault but a cell balancing pause condition. The result is reflected in a particular channel pausing cell balancing. See [Section 9.3.3](#page-37-0) for details.

9.3.5 GPIO Configuration

The device has eight GPIOs. Each GPIO can be programmed to be one of the configurations below through the *GPIO_CONF1* to *GPIO_CONF4* registers. Note that when the device is in SHUTDOWN mode all GPIOs will exibit a weak pull-down behaviour.

9.3.6 Communication, OTP, Diagnostic Control

9.3.6.1 Communication

The device can operate as a standalone device in a multidrop configuration (*DEV_CONF[MULTIDROP_EN]* = 1) or as a base/stack device in a daisy chain configuration (*DEV_CONF[MULTIDROP_EN]* = 0). In multidrop configuration, the daisy chain communication is disabled and the host communicates only with a single device through UART interface. This document will focus on the daisy chain communication.

In daisy chain configuration, each device is identified by a 6-bit device address; hence, up to 64 devices can be connected in the daisy chain. In this configuration, a device is either defined to a base (interface with host through UART) or a stack (interface through the daisy chain ports COMH/COML to the base device). The base description in this document assumes the use of BQ7961x-Q1 as base device. If a communication extender (also known as bridge device) is used as a base, user must refer to the bridge device's datasheet for details.

9.3.6.1.1 Serial Interface

The device has a serial interface which uses UART protocol as the physical layer to communicate between base device and host. The communication is specified in a proprietary frame structure.

Figure 9-23. UART Communication to Host

9.3.6.1.1.1 UART Physical Layer

The UART interface follows the standard serial protocol of 8-N-1, where it sends information as a START bit, followed by eight data bits, and then one STOP bit. The STOP bit indicates the end of the byte. If a byte is received that does not have the STOP bit set, the *FAULT_COMM1[STOP_DET]* bit is set, indicating there may be a baud rate issue between the host and the device. The device supports 1-Mbps baud rate. Additionally, during development, a slower baud rate is needed to debug the communication, an optional 250-kbps baud rate can be enabled under communication debug mode.

The UART sends data on the TX pin and receives data on the RX pin. When idle, the TX and RX pins are high. The UART interface requires that RX is pulled up to CVDD through a resistor on the base device. The RX is pulled up on the device side. Do not leave RX unconnected. Ensure RX is connected directly to CVDD for stack devices.

The TX pin is disabled in stack devices, but must be pulled high through a resistor on the host side on base device to prevent triggering an invalid communications frame when the communication cable is not attached, or during power-off or SHUTDOWN state when TX is high impedance. TX is always pulled to CVDD internally while in ACTIVE or SLEEP mode, whether enabled or disabled. Leave TX unconnected if not used in stack devices.

The UART interface is strictly a half-duplex interface. While transmitting, any attempted communication on RX is ignored. The only exception is COMM CLEAR signal on RX pin, which immediately terminates the communication. See [Section 9.3.6.1.1.1.3](#page-51-0) for details.

Using two STOP bits in UART:

The device can be set up with two stop bits (*DEV_CONF[TWO_STOP_EN]* = 1), the UART response frame transmits from device to host will always return with two STOP bits as shown below. Host is not required to send the command frame to the device with two STOP bits. The device is able to receive one or more stop bits with or without this function enabled.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 51

Figure 9-24. UART Response Frame with Two STOP Bits

Potential use of the two stop bits may be to:

- The host to gain extra time to process the data before receiving next data frame.
- The clock tolerance between device and host might cause the data detection out of sync. Having two STOP bits allows re-synchronization of the communication; hence, improving communication robustness.

Although UART is only used by the base device, if the *[TWO_STOP_EN]* = 1, the stack devices also set the *[TWO_STOP_EN]* = 1 even though UART is not used in stacks. It is because the stack devices will use the bit setting to determine the proper gap applying between two communication frames.

9.3.6.1.1.1.1 UART Transmitter

The transmitter is configured to wait a specified number of bit periods after the last bit reception before starting transmissions using the *TX_HOLD_OFF* register. This provides time for the host to switch the bus direction at the end of its transmission. The UART transmitter is disabled by default in the stack devices.

Figure 9-25. UART TX_HOLD_OFF

9.3.6.1.1.1.2 UART Receiver

While the device is transmitting data on TX, RX is ignored except when receiving a COMM CLEAR. To avoid collisions during data transmission up the daisy-chain interface, the host must wait until all bytes of a communication transmission are received from the device before attempting additional communication to the device. If the host starts a transmitting without waiting to receive the preceding transaction's response, the communication is not considered reliable and the host must send a COMM CLEAR to restore normal communications to the base device.

9.3.6.1.1.1.3 COMM CLEAR

A COMM CLEAR is sent on the RX pin of the base device. It does not send to the stack devices. RX cannot be disabled and a COMM CLEAR can be sent at any time regardless of the TX status. Ensure that the COMM

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

CLEAR does not exceed the maximum value of t_{UARTCLR} bit periods, as this may result in recognition of other communication pings.

Figure 9-26. UART COMM CLEAR

Use the COMM CLEAR command to clear the receiver and instruct the UART engine to look for a new start of frame. The next byte following the COMM CLEAR is always considered a start-of-frame byte. When detected, a COMM CLEAR sets the *FAULT_COMM1[COMMCLR_DET]* flag. The host must wait at least t_{UART(RXMIN)} after the COMM CLEAR to start sending a new frame. It should be noted that in addition to the *[COMMCLR_DET]* flag, the FAULT COMM1[STOP_DET] flag is also set because the COMM CLEAR timing violates the typical byte timing and the STOP bit is seen as 0.

A SLEEPtoACTIVE ping/tone also clears the UART receiver. This ping/tone sets the *[COMMCLR_DET]* flag when transiting from SLEEP to ACTIVE mode. If this ping/tone is sent during ACTIVE mode, the *[COMMCLR_DET]* and *[STOP_DET]* flags are set.

COMM CLEAR sent during daisy chain communication:

When a read command is sent, but the response has not yet completely returned to the host, if a COMM CLEAR is received in the base device at this condition, the device response is discarded. In addition, the stack devices do not see the COMM CLEAR and continue to send their responses which are forwarded to the host, resulting in host receiving unexpected response frames. Hence, host should avoid this condition by waiting until all responses are received from the stack before sending a COMM CLEAR.

If the above condition occurs, the base device low-level communication debug register *DEBUG_UART_RR_TR[TR_WAIT]* (indicating device is waiting to transmit response) or *DEBUG_UART_RR_TR[TR_SOF]* (indicating a COMM CLEAR is received while device is transmitting data) bits can be set depending on the timing in receiving the COMM CLEAR signal.

When using the multidrop configuration, a COMM CLEAR signal must be used before every frame to ensure consistent communication.

9.3.6.1.1.2 Command and Response Protocol

The host initiates every transaction between the host and device. The device never transmits data without first receiving a command frame from the host. A command frame is a communication frame sent from host to the device; a response frame is a response (to a read command) from device to host. After a command frame is transmitted, the host must wait for all expected responses to be returned (or a timeout in case of error) before initiating a new command frame. The commands supported by the device are listed in Table 9-9:

Table 9-9. Commands

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 53

Table 9-9. Commands (continued)

9.3.6.1.1.2.1 Transaction Frame Structure

The protocol layer is made up of transaction frames. There are two basic types of transaction frames: command frames (transactions from host) and response frames (transactions from device). The transaction frames are made up of the following five field types:

- Frame initialization (INIT, 1-byte)
- Device address (DEV ADR, 1-byte)
- Register address (REG ADR, 2-byte)
- Data (DATA, various byte length)
- Cyclic redundancy check (CRC, 2-byte)

9.3.6.1.1.2.1.1 Frame Initialization Byte

The frame initialization byte is used in both command and response frames. It is always the first byte of the frame. The frame initialization byte performs two functions. First, it defines the frame as either a command frame (host) or a response frame (device). Second, it defines the length of the frame that follows after the frame initialization byte. This provides the receiver an exact number of bytes to expect for a complete command or response.

Table 9-10. Command Frame Initialization Byte Definition

(1) No function to this selection, however, selecting this setting will set the *DEBUG_COMMH[RC_IERR]* or *DEBUG_COMMH[RC_IERR]* flag depends on which daisy chain interface receives the command frame.

9.3.6.1.1.2.1.2 Device Address Byte

The device address byte identifies the device targeted by the single device read/write command. This byte is omitted for broadcast, stack, and broadcast reverse direction command frames. All response frames contain the device address byte. In single device read/write commands, the device that contains a matching value in the *DIR0_ADDR* (used for communication direction with *CONTROL1[DIR_SEL]* = 0) or in *DIR1_ADDR* (used for communication direction with *CONTROL1[DIR_SEL]* = 1) responds to the command. If multiple devices have matching values, all of those devices will respond and cause collision.

Table 9-11. Device Address Byte Definition

9.3.6.1.1.2.1.3 Register Address Bytes

Register addresses are two bytes in length. Any write command to an invalid register address is ignored. Any read from an invalid register returns a 0x00 response. This is true for command frames sent to an individual register with invalid address, or as part of command sent to multiple registers with invalid addresses. When read/write addresses a block of registers with only some invalid addresses, the valid addresses respond as normal, while the invalid addresses respond as previously described.

9.3.6.1.1.2.1.4 Data Bytes

The number of data bytes and the relevant information they convey is determined by the type of command frame sent and the target register specified in that command frame. When part of a command frame, the data bytes contain the values to be written to the registers. When part of a response frame, the data bytes contain the values returned from the registers.

Table 9-13. Data Bytes Definition

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 55

9.3.6.1.1.2.1.5 CRC Bytes

The device uses a CRC (cyclic redundancy check) to protect data integrity during transmission. The CRC represents the remainder of a process analogous to polynomial long division, where the frame being checked is divided by the generator. The CRC appended to the frame is the remainder. Because of this process, when the device receives a frame, the CRC calculated by the receiver across the entire frame including the transmitted CRC will be zero, indicating a correct transmission and reception. A non-zero result indicates a communication error. Specifically, the device uses the CRC-16-IBM polynomial $(x^{16} + x^{15} + x^2 + 1)$ with 0xFFFF initialization.

The CRC value is checked as the first step after receiving the communication frame. If the CRC is incorrect, the entire frame is discarded and not processed. Any additional frame errors are not checked and any errors are not indicated other than CRC error. The bytes are still transferred up or down the stack, thus every device that processed the frame will indicate a CRC error. This results in multiple devices indicating CRC faults on the same communication frame.

9.3.6.1.1.2.1.6 Calculating Frame CRC Value

The CRC calculation by the transmitter is in bit-stream order across the entire transmission frame (except for the CRC). When determining bit-stream order for implementing the CRC algorithm, it is important to note that protocol bytes transmit serially, least-significant bit first. Figure 9-27 illustrates the bit-stream order concept.

Figure 9-27. Bit-Stream Order Explanation

The CRC (0x0000) is appended to the end of the bit-stream. This bit-stream is then initialized by XOR'ing with 0xFFFF to catch any leading 0 errors. This new bit-stream is then divided by the polynomial (0xC002) until only the 2-byte CRC remains. During this process, the most significant 17 bits of the bit stream are XOR'd with the polynomial. The leading zeroes of the result are removed and that result is XOR'd with the polynomial once again. The process is repeated until only the 2-byte CRC remains. For example:

Example 1: CRC Calculation Using Polynomial Division

```
Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011)
Command Frame in bit stream order = 0x01 00 40 F0 D0 (0b0000 0001 0000 0000 0100 0000 1111 0000 
1101 0000) 
After Initialization (XOR with 0xFFFF) = 0b1111 1110 1111 1111 0100 0000 1111 0000 1101 0000
1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0000 0000 0000 #append 0x0000 for CRC
1100 0000 0000 0010 1 #XOR with polynomial
0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000
11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000 #delete leading zeros from 
previous result
11 0000 0000 0000 101 #XOR with polynomial
00 1110 1111 1101 0110 0000 1111 0000 1101 0000
……
……
……
1100 0110 0000 0001 0000 0000
1100 0000 0000 0010 1 #XOR with polynomial
0000 0110 0000 0011 1000 0000
110 0000 0011 1000 0000
110 0000 0000 0001 01 #XOR with polynomial
000 0000 0011 1001 0100
0000 0011 1001 0100 #CRC result in bit stream order
1100 0000 0010 1001 #final CRC result in normal order
CRC final 0xC029
```
56 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9.3.6.1.1.2.1.7 Verifying Frame CRC

There are several methods for checking the CRC of a frame. One method is to simply calculate the CRC for the transmitted command except the last two bytes (CRC bytes) using the method described in the previous section, and then compare that result with the transmitted CRC bytes. A more simple option is to run the entire transmission through the CRC algorithm. If the CRC is correct, the result is 0000. In this case, the initial zero padding of the bit-stream with 16 zeroes is not necessary. Using the previous result and running through the algorithm produces the following results:

Example 1: CRC Verification Using Polynomial Division:

Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011) CRC to Check = 0xC029 Command Frame w/ CRC in bit stream order = 0x80 00 02 0F 0B C0 29 (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011 0000 0011 1001 0100) After Initialization (XOR with 0xFFFF) = 0b0 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 0100 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0011 1001 010 #delete leading zeros from previous result 1100 0000 0000 0010 1 #XOR with polynomial 0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0011 1001 0100 #delete leading zeros from previous result 11 0000 0000 0000 101 #XOR with polynomial 00 1110 1111 1101 0110 0000 1111 0000 1101 0000 0000 0011 1001 0100 …… …… …… 1100 0110 0000 0010 1001 0100 1100 0000 0000 0010 1 #XOR with polynomial 0000 0110 0000 0000 0001 0100 1 1000 0000 0000 0101 00 1 1000 0000 0000 0101 #XOR with polynomial 0 0000 0000 0000 0000 00 0x0000 #verfiy that CRC checks out valid

Note

The result of '0b0000 0000 0000 0000' for the CRC indicates a successful check.

9.3.6.1.1.2.2 Transaction Frame Examples

Transaction frames are created using the frame structure discussed in the previous sections. This section outlines how the command and response frames are passing through the daisy chain. The CRC values in the examples are correct and can be used to verify the customer CRC algorithm. The CRC is verified by the device with every received command frame and the command is not executed unless the CRC is valid.

9.3.6.1.1.2.2.1 Single Device Read/Write

Single Device Read:

Device address must be set up before using this command. A single device read generates a response frame whose length depends on the requested number of register bytes read. The command frame send by host must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA_SIZE field in the initialization byte for the single device read command is always 0b000.

The command frame travels to all devices in the daisy chain, but only the device that matches the command frame's device address field will respond to the single device read command. The corresponding device will respond with returned data request by the single device read, following the response frame format.

Single Device Write:

Device address must be set up before using this command. A write command for a single device enables the customer to update up to eight consecutive registers with one command. The single device write command frame must contain the register address to start at (address field) and the data bytes to write to the registers.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 57

The DATA_SIZE field in the initialization byte for the single device write command is the number of registers to update.

The command frame travels to all devices in the daisy chain, but only the device that matches the command frame's device address field will execute the single device write command.

Figure 9-28. Single Device Read/Write

Table 9-14. Single Device Read/Write

9.3.6.1.1.2.2.2 Stack Read/Write

Stack Read:

58 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

The device address, *COMM_CTRL[STACK_DEV]* bit and *[TOP_STACK]* bit must be configured before using this command. A stack read command generates a number of response frames depending on the number of devices in the stack (that is, device with *COMM_CTRL[STACK_DEV]* = 1), whose length depends on the requested number of register bytes read. The stack read command frame must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA_SIZE field in the initialization byte for the read command is always 0b000.

The command frame travels to all devices in the daisy chain, but only the device with *COMM_CTRL[STACK_DEV]* = 1 will respond. During the response, the device with *COMM_CTRL[TOP_STACK]* = 1 will return the response frame first. Each device (address N) in the stack waits until the device above (address N+1) responds before appending its response frame. The CRC is validated while receiving the responses. If a CRC error occurs in the response frame from address N+1, device N does not append its message and an invalid CRC fault is generated.

Use Figure 9-29 with the example of using reading 16 cell voltages from S1 to S3. The response to this command is 3 separate response frames (one response frame per device), each frame with a total length of 38 bytes (32 data bytes + 6 protocol bytes). Although the stack read command does not contain the device address field, each response frame will contain the corresponding device address field associating the data to a particular device. The host will receive a response frame from S3 first (ToS), following with a response frame from S2, and finally the response frame from S1.

Stack Write:

The *COMM_CTRL[STACK_DEV]* must be configured before using this command. A stack write command enables the host to update up to eight consecutive registers for the stack devices (that is, device with *COMM_CTRL[STACK_DEV]* = 1) with one command. The command frame must contain the register address to start at (address field) and the data bytes to write to the registers. The DATA_SIZE field in the initialization frame is the number of registers to update.

The command frame travels to all devices in the daisy chain, but only the device with *COMM_CTRL[STACK_DEV]* = 1 will execute the command.

Figure 9-29. Stack Read/Write

Table 9-15. Stack Read/Write

9.3.6.1.1.2.2.3 Broadcast Read/Write

Broadcast Read:

The device address and *[TOP_STACK]* bit must be configured before using this command. A broadcast read command generates a number of response frames depending on the number of devices in the daisy chain (both stack and base devices), whose length depends on the requested number of register bytes read. The broadcast read command frame must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA_SIZE field in the initialization byte for the read command is always 0b000.

The command frame travels to all devices in the daisy chain, every device will respond. During the response, the device with *COMM_CTRL[TOP_STACK]* = 1 will return the response frame first, each device (address N) in the stack waits until the device above (address N+1) responds before appending its response frame. The CRC is validated while receiving the responses. If a CRC error occurs in the response frame from address N+1, device N does not append its message and an invalid CRC fault is generated.

Use [Table 9-16](#page-60-0) with the example of reading 16 cell voltages from B0 to S3. The response to this command is 4 separate response frames (one response frame per device), each frame with a total length of 38 bytes (32 data bytes + 6 protocol bytes). Although the broadcast read command does not contain the device address field, each response frame will contain the corresponding device address field, associated the data to a particular device. The host will receive the response frame from S3 first (ToS), following with the response frame from S2, then S1, and finally the response frame from B0.

Broadcast Write:

This command can be used without auto-addressing. A broadcast write command enables the host to update up to eight consecutive registers for all devices in the daisy chain with one command. The command frame must contain the register address to start at (address field) and the data bytes to write to the registers. The DATA SIZE field in the initialization frame is the number of registers to update.

The command frame travels to all the devices in the daisy chain, and every devices in the daisy chain will execute the command.

Figure 9-30. Broadcast Read/Write

Table 9-16. Broadcast Read/Write

9.3.6.1.1.2.2.4 Broadcast Write Reverse Direction

Usually, device is expecting to receive communication based on the *[DIR_SEL]* setting. If a device receives communication frame opposite to the *[DIR_SEL]* setting, such as receiving command frame from COMH while *[DIR_SEL]* = 0, it will flag the communication as error. The broadcast write reverse direction is a command used to change flip the *[DIR_SEL]* setting when host needs to switch the daisy chain communication direction. This command is expected to receive from an opposite direction than the [DIR_SEL] setting during reverse communication direction procedure. See [Section 9.3.6.1.3.4](#page-68-0) for details.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 61

Although the broadcast write reverse direction is allowed to write any register value to the device, it is not recommended to write any other register setting other than the *CONTROL1[DIR_SEL]* to avoid communication collisions. Communication collisions are not detected and result in corrupted communication on the stack interface.

Reverse Broadcast Write Command

62 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Table 9-17. Broadcast Write Reverse Direction (continued)

9.3.6.1.2 Daisy Chain Interface

The daisy chain communication is created using differential signaling to minimize Electro-Magnetic Susceptibility (EMS) and Bulk Current Injection (BCI) immunity. The differential communication transmits true and complement data on the COM*P and COM*N pins, respectively. In a multiple device stack, there are configurations where the devices are physically located on the same board or located in entirely separate packs connected with twisted-pair wiring.

The device supports the use of transformers or capacitors to electrically isolate the signals between devices in the stack. For applications that have multiple devices on the same PCB, a single level-shifting capacitor is connected between the COMH/L pins of the devices. For extremely noisy environments, additional filtering may be necessary. For devices that are separated by cabling, additional isolation components are used. See [Section](#page-192-0) [10](#page-192-0) for specific details on selecting components.

9.3.6.1.2.1 Daisy Chain Transmitter and Receiver Functionality

The daisy chain is bi-directional and half duplex, and, therefore, has a transmitter (TX) and receiver (RX) on the COMH and COML interfaces. The TX and RX functions are controlled automatically by the hardware based on the device's base/stack detection. When a WAKE ping/tone is received, the communication direction is set by *CONTROL1[DIR_SEL]* and the *COMM_CTRL[TOP_STACK]* configurations. See [Section 9.3.6.1.3](#page-65-0) for details. Additionally, a user overwrite to take over the complete control of the COMH and COML is available under communication debug mode using the *DEBUG_CTRL_UNLOCK*, *DEBUG_COMM_CTRL1*, and *DEBUG_COMM_CTRL2* registers. See [Section 9.5.4.14](#page-179-0) for details.

9.3.6.1.2.2 Daisy Chain Protocol

The differential daisy chain (vertical) interface uses an asynchronous 13-bit byte-transfer protocol. Data is transferred LSB first and every bit is duplicated (with a complement) to ensure the transmission has no DC content.

A byte starts with a Preamble, followed by two SYNC bits, a start-of-frame bit, eight data bits starting from the LSB D0 to MSB D7 (D0 is transmitted just after State-Of-Frame and D7 comes last before the Byte Error and Postamble).

The device extracts timing information using the Preamble and SYNC bits to decode the rest of the bit value in the byte. If any of the following errors is detected, the byte is not processed and register error bit is set.

- The Preamble and SYNC bits are known values, if the decoded value has error, the *DEBUG_COMH/ L_BIT[SYNC1]* = 1 depends on which COM port receives this data.
- If timing extracted from the Preamble and SYNC bits is outside of the expected range, the *DEBUG_COMH/ L_BIT[SYNC2]* = 1.

Once the two valid SYNC bits are received, the additional bits are decoded and sent to the command processor. The device continues to detect any error on this byte, and if error is detected, the Byte Error (BERR) bit will be set in this byte. The *DEBUG_COMH/L_BIT[PERR]* = 1 depends on which COM port detects the error. The following condition will set the BERR bit in the byte.

Not sufficient samples to indicate the logic level of a bit. That is, a bit is decoded as not a strong 1 or strong 0. The *DEBUG* COMH/L_BIT[BIT] = 1 depends on which COM port detects the error.

In the meantime, each bit is still being retransmitted to the next device. If the device is unable to decode a 1 or a 0 for the bit, it will retransmit with 0 with the BERR bit set in the byte. When the new device detects the BERR bit is set to 1 in the receiving byte, it will ignore the questionable byte and set the *DEBUG_COMH/ L_BIT[BERR_TAG]* = 1, indicating a byte is received with BERR. The questionable byte being ignored is likely to cause other communication errors and is likely to trigger the *DEBUG_COMH/L_BIT[PERR]* = 1 being set in the new device as well. The questionable byte continues to be retransmitted up the daisy chain with BERR set and the process continues.

64 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Figure 9-33. Daisy Chain Byte Definition

Table 9-18. Daisy Chain Byte Definition

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

Each byte is transmitted at 2 MHz (250 ns per pulse or 500 ns per couplet). The time between each byte depends on the UART baud rate (1 Mbps in normal operation), but the byte time is always the same. The communication frame is defined with idle time between byte. In some rare cases, communication signal may not terminate cleanly, leaving ringing at the end of a byte. In such case, increasing the byte to byte gap can improve the communication robustness. The device allows additional byte gap insert between bytes in the response frame through *STACK_RESPONSE* register setting.

Figure 9-34. Daisy Chain Byte Transfer

9.3.6.1.3 Start Communication

From SHUTDOWN or after device reset, host follows the following steps to bring up the devices for communication.

- Host sends a WAKE ping to reset or bring the devices to ACTIVE mode. In this process, the devices in the daisy chain will configure their own COMH and COML ports based on their position in the daisy chain (base device or stack device)
	- After this step, the broadcast write is supported.
- Host performs auto-addressing to assign a device address to each device
	- After this step, the broadcast read/write and single device read/write are supported.
- Host configures the *COMM_CTRL[STACK_DEV]* and *[TOP_STACK]* bits. The Top of Stack (ToS) device will disable its transmitter of the COMH (or COML based on communication direction)
	- After this step, all commands, broadcast read/write, single device read/write, and stack read/write are supported.

9.3.6.1.3.1 Identify Base and Stack

A WAKE ping/tone is used for the device to identify its position in the daisy chain.

- Base device: a device interfaces with host through UART
- Stack device: a device interfaces with the base device through COMH and COML

A base device will be woke up by a WAKE ping through RX pin, while a stack device will be woke up by WAKE tone via the COMH/COML port. Hence, a device is using a WAKE ping or WAKE tone to identify itself as base or stack. This information is stored in the AVAO_REF block which is available in all power modes and is refreshed whenever a WAKE ping/tone is received.

Using the *CONTROL1[DIR_SEL]* setting, a base device will disable the unused daisy chain ports (transmitter and receiver). If host changes the *CONTROL1[DIR_SEL]* setting, the base device will reconfigure its COMH/ COML.

Note

The host starts communication at least 100 µs after changing the *[DIR_SEL]* setting to ensure the device finishes the COMH/COML reconfiguration.

9.3.6.1.3.2 Auto-Addressing

Every device must have a unique device address for the read protocol to work. If, for any reason, two devices are assigned with the same device address, it is likely that broadcast and stack reads do not work. Additionally, single device read to the doubled address results in destroyed communication.

The default device address, assuming the device address in OTP is not programmed, is 0x00. For a host to talk to a standalone device (that is, a stack consisting with only one device), host can simply use the default 0x00 device address. Otherwise, device address follows the rules below:

- Base device address can start with any value, it is not necessary for it to be 0x00
- All device addresses must be sequential. That is, if base is 0x00, the next device must be 0x01, and next must be 0x02, and so on.

Before starting the auto-addressing procedure, all devices must be in ACTIVE mode. In this state, the device will only be able to process broadcast write command, which will be the command used for the auto-addressing procedure. Based on the *CONTROL1[DIR_SEL]* setting, the auto-addressing procedure sets up the device address to either *DIR0_ADDR* register (when *[DIR_SEL]* = 0) or *DIR1_ADDR* register (when *[DIR_SEL]* = 1).

9.3.6.1.3.2.1 Setting Up the Device Addresses

The *CONTROL1[ADDR WR]* bit enables the auto-addressing mode. In this mode, the device turns off its COMH/COML (depends on the *[DIR_SEL]* setting) transmitter for one communication frame (following the autoaddressing procedure, that will be its own device's address), clear the *CONTROL1[ADDR_WR]* = 0. When the next communication is received (following the auto-addressing procedure, it will be the next device's address), the device will forward the communication to the next device.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

Figure 9-36. Auto-Addressing

9.3.6.1.3.2.2 Setting Up COMM_CTRL[STACK_DEV] and [TOP_STACK]

The last procedure in the auto-addressing is to configure the *COMM_CTRL[STACK_DEV]* and *[TOP_STACK]* settings. These bits need to be configured for the broadcast read and stack read/write to work properly.

- Base device: *[STACK_DEV]* = 0 and *[TOP_STACK]* = 0
- Stack devices (except ToS device): *[STACK_DEV]* = 1 and *[TOP_STACK]* = 0
- ToS device: *[STACK_DEV]* = 1 and *[TOP_STACK]* = 1

Table 9-19 shows the auto-addressing steps, assuming *CONTROL1[DIR_SEL]* = 0 (that is, each device will be set up to transmit command frame sent by host from its COML to COMH).

Table 9-19. Auto-Addressing

Table 9-19. Auto-Addressing (continued)

9.3.6.1.3.2.3 Storing Device Address to OTP

The device uses *DIR0_ADDR* (used with *[DIR_SEL]* = 0) and *DIR1_ADDR* (used with *[DIR_SEL]* = 1) registers for its device address. In the auto-addressing procedure, device address is written to one of these registers and the new device address takes effect immediately.

The host has an option to program the device addresses for the *[DIR_SEL]* = 0 and 1 directions to the OTP, allowing the programmed addresses to be loaded whenever the device is reset. To program the device address to OTP, host writes the desired address to the OTP shadow registers, *DIR0_ADDR_OTP* (used when *[DIR_SEL]* = 0) and *DIR1_ADDR_OTP* (used when *[DIR_SEL]* = 1) and performs OTP programming. These two shadow registers only reflect the value programmed in OTP or use for the host to program the desired value to OTP. These two shadow registers are not the device address setting during communication. See [Section 9.3.6.3.2](#page-81-0) for programming details.

9.3.6.1.3.3 Synchronize Daisy Chain DLL

When device is reset or enter ACTIVE from SLEEP. MCU should perform dummy write and read to synchronize the DLL on the daisy chain devices.

In the device reset case, if device address is not programmed in OTP. MCU must perform an auto-address. The DLL synchronization is part of the step. If device address is programmed in OTP, auto-address is not required after device reset. However, MCU should perform a dummy write and dummy read steps shown in [Table 9-19,](#page-67-0) step1 and step5 to synchronize the DLL.

When device goes from SLEEP to ACTIVE using SLEEPtoACTIVE signal, the device is not reset. However, it is recommend to do a 1-data-byte dummy write and read to ensure robustness. Follow the similar dummy write and read steps in Table 21, but only write and read to *OTP_ECC_DATAIN1*.

9.3.6.1.3.4 Ring Communication

The daisy chain communication for the device uses a Ring architecture. In this architecture, a cable break between two devices does not prevent communication to all upstream devices as in a normal non-Ring scheme. When the host detects a broken communication, the device allows the host to switch the communication direction to communicate with devices on both sides of the break. This allows for safe operation until the break in the lines is repaired.

The *CONTROL1[DIR_SEL]* controls the communication direction. The devices will reconfigure the COMH and COML ports depending on the *[DIR_SEL]* and the *[TOP_STACK]* settings. Auto-addressing procedure is needed to re-address the device address for the reverse communication direction.

Example to change the communication direction to *[DIR_SEL]* = 1 to the entire daisy chain:

- 1. Host sends Single Device Write to change the base device *[DIR_SEL]* = 1. The base device will disable its COMH and enable its COML.
- 2. Host sends Broadcast Write Reverse Direction to clear the *COMM_CTRL* register settings on all devices.
- 3. Host sends Broadcast Write Reverse Direction to change the rest of the devices' *[DIR_SEL]* = 1. In this step, the entire daisy chain set up to transmitting communication in the *[DIR_SEL]* = 1 direction (that is, each device set up to transmit command frames sent by host from its COMH to its COML).
- 4. Host performs auto-addressing procedure to set up device address in the *DIR1_ADDR* register. Unless the devices have been reset, host can skip the dummy read/write steps to synchronize the DLL in the auto-addressing procedure.
- 5. Host sets up the new Top of Stack device and the new ToS device will disable its COML transmitter.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

Figure 9-37. Example to Change Communication Direction in Daisy Chain

Once the device address in both communication directions is set up, host can skip auto-address step when switching communication direction.

In a broken cable case, host follows the same procedure to change the communication direction. To access all devices in the daisy chain, host will have to communicate with *[DIR_SEL]* = 0 on some devices and communicate with *[DIR_SEL]* = 1 on other devices in the daisy chain. The chain will also have two ToS devices, one for each communication direction.

70 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

(a) Use [DIR_SEL] = 0 direction to communicate to S1 (a) Use [DIR_SEL] = 1 direction to communicate to S3 and S2

Figure 9-38. Using Ring Architecture to Access All Devices in a Broken Cable Case

9.3.6.1.4 Communication Timeout

There are two programmable communication timeout thresholds, CTS timer and CTL timer, that monitor the absence of a valid frame from either UART or daisy chain communication. A valid frame is defined as any frame (response or command) that does NOT contain any errors that prevent the frame from being processed. The communication timeouts are only actively counting while in ACTIVE mode. The counters are disabled and reset during SHUTDOWN mode. In SLEEP mode, the last counter values are held frozen.

9.3.6.1.4.1 Short Communication Timeout

The short communication timeout acts like an alert to the host when triggered. The timeout period is programmable through the *COMM_TIMEOUT_CONF[CTS_TIME2:0]* bits. If enabled, the timer is reset every time a valid response or command frame is received. If the timer expires, the *FAULT_SYS[CTS]* bit is set.

9.3.6.1.4.2 Long Communication Timeout

The long communication timeout allows the host to put the device in SLEEP or SHUTDOWN mode for power saving. The timeout period is programmable through *COMM_TIMEOUT_CONF[CTL_TIME2:0]* bits. If enabled,

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 71

the timer is reset every time a valid response or command frame is received. If the timer expires, host can choose one of the following actions through *COMM_TIMEOUT_CONF[CTL_ACT]* bit.

- Set *FAULT* SYS[CTL] = 1 and enter SLEEP mode.
- Enter SHUTDOWN mode.

9.3.6.1.5 Communication Debug Mode

The device provides a communication debug mode to ease the initial development phase. To enter this debug mode, host writes an unlock code 0xA5 to register *DEBUG_CTRL_UNLOCK*. Once the debug mode is unlocked, the settings in *DEBUG_COMM_CTRL1* and *DEBUG_COMM_CTRL2* become effective.

To exit the debug mode simply write any value but 0xA5 (for example, writing 0x00) to the *DEBUG_CTRL_UNLOCK*. The COMH, COML, and UART will return to their normal operation status regardless of the settings in the *DEBUG_COMM_CTRL1* and *DEBUG_COMM_CTRL2* registers.

Once the communication debug mode is entered, the host gains control of the following:

Table 9-20. Communication Debug Mode Functions

The *DEBUG_COMM_STAT* register has status bits indicating if UART and COMH/L are under user or hardware (device) control. The register also indicates the status of the COMH/L transmitter and receiver. This debug status register is updated per device status and is readable with or without the communication debug mode enabled.

In fact, the read-only debug registers are all readable in ACTIVE mode without communication debug mode enabled. Most of them are lower level communication fault status registers to provide extra information in a communication failure event like the *DEBUG_UART**, *DEBUG_COMH**, and *DEBUG_COML** registers. See [Section 9.3.6.2](#page-74-0) and [Section 9.5.4](#page-125-0) for more details.

9.3.6.1.6 Multidrop Configuration

A multidrop configuration is a configuration of multiple devices in a system communicating through UART to the host system. There is no daisy chain communication between devices. When *[MULTIDROP]* = 1, the device COMH and COML ports are disabled. All the communication protocols, single device read/write, broadcast read/write, stack read/write, reverse broadcast write are still supported as in daisy chain configuration (that is, *[MULTIDROP]* = 0). However, in a multidrop configuration, it is unlikely to have a use of the stack and reverse broadcast commands. If broadcast command is used, it is still required to set up the devices with sequential device address and set the *[TOP_STACK]* bit on the device with highest device address. The device with *[TOP_STACK]* = 1 will initiate the data return when a broadcast read command is received, and the device with one lower device address will respond next, as in a daisy chain communication. Additionally, a COMM_CLR must be used before every frame to ensure consistent communication in multidrop configuration.

9.3.6.1.7 SPI Master

The GPIO4 thru GPIO7 are configurable as a SPI master interface when *GPIO_CONF1[SPI_EN]* = 1. The SPI master includes four I/Os:

- SCLK: SPI clock, generated by the device and is used for synchronization
- MOSI: Master data output, driven by the device to output data to slave
- MISO: Master data input, detecting data from slave
- SS: slave select, driven by the device during SPI communication.

Figure 9-39. SPI Master Stack Configuration

The *SPI_CONF[CPOL]* (clock polarity) and *[CPHA]* (clock phase) define the SPI clock format. The *[CPOL]* is defined if the SPI clock is inverted or non-inverted. The *[CPHA]* is defined if the MISO and MOSI are sampled on the leading (first) clock edge or on the trailing (second) clock edge, regardless of whether that clock edge is rising or falling. The *SPI_CONF[NUMBIT4:0]* defines how many bits the transaction is (1-bit to 24-bit transaction).

Figure 9-40. SPI Master CPOL and CPHA

Figure 9-41. SPI Master Timing Diagram

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Table 9-21. Write to External SPI Slave

Table 9-22. Read from External SPI Slave

9.3.6.1.8 SPI Loopback

The SPI master has a loopback function that is enabled using the *DIAG_COMM_CTRL[SPI_LOOPBACK]* bit. When enabled, the byte in the *SPI* TX^{*} registers are clocked directly to the MISO pin of the SPI master to verify the SPI master functionality. This is performed internally, so no external connection is needed to run this test. This verifies that the SPI function is working correctly. The *SPI_CFG*, *SPI_TX**, and *SPI_EXE* registers are written as a normal SPI transaction, but the external pins do not toggle during this mode. That is, the external pins stay static in their last state and do not change state during the loopback operation.

The expected result of the test is that the byte in the *SPI_TX** register is read into the *SPI_RX** register. The SS pin is latched to the setting in *SPI_EXE[SS_CTRL]* that existed when the LOOPBACK mode was enabled. The CPHA and CPOL parameters must be set before entering LOOPBACK mode to ensure proper operation. Changing the CPOL or CPHA parameters while in LOOPBACK mode may result in errant pulses on the SPI outputs and is not recommended.

9.3.6.2 Fault Handling

9.3.6.2.1 Fault Status Hierarchy

The device monitors multiple types of faults such as:

- Battery cell monitoring through the hardware protector, like cell OV/UV, cell OT/UT, and so on
- System operation driven like device reset, communication timeout, thermal warning, and so on
- Command-based diagnostic check related like the various comparison through the main and AUX ADCs, BIST run, and so on
- Automatic diagnostic check running in the background like the internal power supplies, OTP CRC, and so on
- Communication fault.

Each bit in the *FAULT_SUMMARY* register represents a group of faults which are stored in one or more lower level fault registers. The *FAULT_SUMMARY* register represents the highest hierarchy level of fault status detected by the device. Host system can periodically poll the *FAULT_SUMMARY* register to check the fault status and only read the lower level fault registers if needed (for example, if *FAULT_SUMMARY[FAULT_OVUV]*

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 75

= 1, host can read *FAULT_OV1/2* and *FAULT_UV1/2* registers to determine which cell channel triggered the fault).

Table 9-23 shows which lower level register corresponds to the *FAULT_SUMMARY* register bit. The description of the register is covered in the [Section 9.5](#page-113-0).

FAULT_SUMMA RY Bit Name	FAULT_PROT	FAULT_COMP_ADC	FAULT_OTP	FAULT COMM	FAULT OTUT	FAULT OVUV	FAULT SYS	FAULT PWR
Lower level register name	FAULT PROT	FAULT COMP GPIO	FAULT OTP ⁽¹⁾	FAULT COMM1	FAULT OT	FAULT OV1	FAULT SYS	FAULT PWR1
	FAULT_PROT	FAULT_COMP_VCCB1		FAULT_COMM2	FAULT UT	FAULT_OV2		FAULT PWR2
		FAULT_COMP_VCCB2		FAULT_COMM3		FAULT_UV1		FAULT_PWR3
		FAULT_COMP_VCOW1				FAULT_UV2		
		FAULT_COMP_VCOW2						
		FAULT_COMP_CBOW1						
		FAULT_COMP_CBOW2						
		FAULT_COMP_CBFET1						
		FAULT_COMP_CBFET2						
		FAULT_COMP_MISC						

Table 9-23. Low-Level Fault Registers

(1) Some of the bits in the *FAULT_COMM1/2* and *FAULT_OTP* registers have a lower level of fault information than shown in the *DEBUG_COMM** and *DEBUG_OTP* registers.

9.3.6.2.1.1 Debug Registers

The *DEBUG_COMM** and *DEBUG_OTP* registers are a form of fault status showing lower hierarchy level of fault information for some of the bits in *FAULT_COMM1* , *FAULT_COMM2*, and *FAULT_OTP*.

Table 9-24 shows the hierarchy relationship. See [Section 9.5](#page-113-0) for the register description details.

Table 9-24. Debug Registers

9.3.6.2.2 Fault Masking and Reset

9.3.6.2.2.1 Fault Masking

When a device detects a fault, the corresponding low-level register bit, including the one in the related bit in the *DEBUG_** registers is set. Based on the fault hierarchy relationship, the fault will be reflected in the *FAULT_SUMMARY* register.

A group of faults can be masked, which the related low-level register flag will still be set, but the fault will not be reflected to the corresponding *FAULT_SUMMARY* register. The faults can be masked through the *FAULT_MSK1* and *FAULT_MSK2* registers.

76 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

For example, to mask the *FAULT_SUMMARY[FAULT_OTUT]* being set, host sets *FAULT_MSK1[MSK_OT]* = 1 and *[MSK_UT]* = 1.

When fault is masked, it will also prevent the device from asserting the NFAULT pin when the masked fault occurs. See Section 9.3.6.2.3 for details on NFAULT signal.

9.3.6.2.2.2 Fault Reset

Once fault is detected, the fault status bit is latched until cleared using the reset bit. Similar to fault masking, when the specific fault reset bit is set, the associated low-level fault registers, including the *DEBUG_** registers are cleared. The corresponding bit in the *FAULT SUMMARY* register will clear if all its associated low-level registers are cleared. If the fault condition persists and the reset bit is written, the fault status bit is not reset. The fault indicator cannot be reset until the underlying fault condition is eliminated.

The fault is reset through the *FAULT_RST1* and *FAULT_RST2* registers; the fault reset bits are structured in the same corresponding fault status registers as the fault masking bits.

9.3.6.2.3 Fault Signaling

Host can acquire the fault status with the following methods:

- Constantly polling the *FAULT_SUMMARY* status on each device in the daisy chain. If *FAULT_SUMMARY* is non-zero, read the low-level fault status registers to obtain more information.
- Enable fault status to pass down the daisy chain to the base device. Enable base device's NFAULT pin to be asserted when the *FAULT* SUMMARY is non-zero in any of the devices in the daisy chain. Host monitors NFAULT. When NFAULT is triggered, host does a broadcast read on the *FAULT_SUMMARY* to determine which device(s) is at fault.

When using the NFAULT pin in the base device to signal the host under a fault detection, the stack devices have to transfer their fault status information to the base device. The information is transmitted through COMH/L through the same communication cables. In ACTIVE mode, each device embeds the fault status to the communication when a response frame is forwarded. In SLEEP mode, or using Heartbeat and Fault Tone in SLEEP mode.

The NFAULT pin can be masked by configuring *DEV_CONF[NFAULT_EN]* = 0. When NFAULT is disabled, the device will set the corresponding flag in *FAULT_SUMMARY* register but will not assert NFAULT.

9.3.6.2.3.1 Fault Status Transmitting in ACTIVE Mode

In ACTIVE mode, stack devices can embed their fault status before retransmitting a response frame if *DEV_CONF[FCOMM_EN]* = 1. When the *[FCOMM_EN]* = 1, the stack devices repurpose the SOF bit in the response frame's device address byte, register address bytes (both high and low address bytes) to a fault status bit instead. See Figure 9-42. This will be referred to as fault status bits in the rest of this section.

(b) Response frame if [FCOMM_EN] = 1

Figure 9-42. Embed Fault Status in Communication Response Frame

To pass on the fault status of the stack devices, the host sends a broadcast read or sends a single device read to the ToS device. Both types of reads will result in response frames passing through every device in the daisy chain, giving each device an opportunity to OR their fault status to the fault status bits in the response frame.

An example of a response frame going through a daisy chain from a single device read command to the top device is shown in [Figure 9-43.](#page-78-0)

Figure 9-43. Transfer Fault Status in ACTIVE Mode (Respond to a Single Device Read)

When a device has no fault, it will OR the fault status bits with 0b000; otherwise, it will OR the fault status bits with 0b111. Hence, if a fault exists in any device in the daisy chain, the fault status bits will be 0b111. For the base device to assert the NFAULT pin, it requires at least two bits of the fault status bits to be 1.

Additionally, when a device detects a response frame with at least two of the fault status bits being 1, the device will also set the *FAULT_COMM3[FCOMM_DET]* = 1. If this fault is not masked, the device will be in fault state as well. Next time a response frame is transmitted, this device will OR the fault status bits with 0b111.

Host performs a broadcast read to detect which device in the daisy chain is at fault and what type of fault.

9.3.6.2.3.2 Fault Status Transmitting in SLEEP Mode

In SLEEP mode, the following fault detections are still active:

- Customer and Factory OTP shadow registers CRC check
- Device thermal warning
- Power supplies OV, UV, and oscillation detection
- If OVUV protectors are enabled, cell OV and UV detection.
- If OTUT protectors are enabled, thermistors OT and UT detection.

Because communication is not available in SLEEP mode, the device provides an option to transmit the fault status through Heartbeat (device in no fault state) and Fault (device in fault state) Tones. These tones are transmitted in the same direction as a communication command frame, which is based on the *CONTROL1[DIR_SEL]* setting. For the tone signal to return back to the base device (so NFAULT can be triggered if needed), a Ring architecture must be used to support transmitting fault status in SLEEP mode.

(a) Traveling direction with [DIR_SEL] = 0

(b) Traveling direction with [DIR_SEL] = 1

Figure 9-44. Heartbeat or Fault Tone Traveling Direction

Both the Heartbeat and Fault Tones are a type of tone similar to the communication tone. One main difference is a communication tone only transmits with a single burst of couplets, but Heartbeat and Fault Tones are sent with a burst of couplets periodically. See Section 9.3.6.2.3.3 for details.

9.3.6.2.3.3 Heartbeat and Fault Tone

The tones are enabled by setting *DEV_CONF[HB_EN]* = 1 and *DEV_CONF[FTONE_EN]* = 1 to enable the Heartbeat and Fault Tone transmitters, respectively. The Heartbeat and Fault Tone receivers are always on in SLEEP mode regardless of the *[HB_EN]* and *[FTONE_EN]* settings. To avoid fault detection (asserting NFAULT or *FAULT_SUMMARY* register) by Heartbeat or Fault Tone fault, mask the fault by *[MSK_COMM3_HB]* = 1 or *[MSK_COMM3_FTONE]* = 1.

The Heartbeat and Fault Tone are formed with couplets with "–" polarity. They are differentiated by the number of couplets. Unlike communication tones, Heartbeat and Fault Tone are transmitted periodically. The period between tones is referring as Burst period. The number of couplets transmitted is always greater than the number of couplets needed for detection.

Figure 9-45. Heartbeat and Fault Tone

9.3.6.3 Nonvolatile Memory

There are memory locations that are programmable in nonvolatile memory (NVM) using OTP (One Time Programmable). The memory space is divided in two groups, factory space and customer space. The factory space stores the device configurations that are essential for normal operation. This space is not accessible by the host. The customer space contains the device default setting that host system can customize for their application configuration. This space is readable and programmable by the host.

When a device reset occurs, factory and customer OTP values are reloaded to their shadow registers. Error check and correction (ECC), single error correction (SEC) and double error detection (DED), are performed during the factory and customer space OTP load. The corresponding *FAULT_OTP[SEC_DET]* or *FAULT* OTP[DED DET] will be set if an error is detected.

Any load errors of the factory OTP space signal a fault using the *FAULT_OTP[FACTLDERR]*. Any load errors of the customer OTP space signal a fault using the *FAULT_OTP[CUSTLDERR]*. Additionally, the OTP space (factory and customer) are protected from data integrity problems using CRC. The corresponding *FAULT_OTP[FACT_CRC]* and *[CUST_CRC]* bits will be set if a CRC error is detected.

If any overvoltage error conditions exist in the OTP pages space (factory and customer) during programming, the *OTP_FAULT[GBLOVERR]* bit is set. Information received from the device with this error must not be considered reliable.

9.3.6.3.1 OTP Page Status

There are two unused pages of OTP memory available for the customer to program. Each page status is held in the *OTP_CUST1_STAT* and *OTP_CUST2_STAT* registers. The registers provide information on the current status of the page such as:

- Load status (if loaded, loaded with error, loaded but failed)
- Programmed successfully or available to be programmed
- Programmed status

When a reset occurs, the device evaluates the OTP page status and chooses the latest and valid OTP page to load. Page 2 has priority over Page 1. If both pages have not been written, the factory OTP default are loaded. [Section 9.5.1](#page-113-0) shows all customer programmable OTP parameters. The register summary also shows the default values when Customer OTP Page 1 and Page 2 are not programmed.

- A valid page is one where the *OTP_CUST*_STAT[PROGOK]* = 1.
- When the page is selected for loading, the *OTP_CUST*_STAT1[LOADED]* = 1.
- If a single error occurs in the loading of the page, the page is loaded after the single error is corrected and the *OTP_CUST*_STAT1[LOADWRN]* = 1.
	- Additionally, the *DEBUG_OTP_SEC_BLK* register is updated with the location of the error corrected block.
- If a double error occurs, the loading of that block is terminated and the hardware defaults of that block are loaded (as indicated in [Section 9.5.1](#page-113-0)).
	- The overall page loading process is not terminated for a DED, only the affected block is terminated.
	- When a DED occurs, the *OTP_CUST*_STAT1[LOADERR]* = 1. Additionally, the *DEBUG_OTP_DED_BLK* register is updated with the block where the double error occurred.

9.3.6.3.2 OTP Programming

[Section 9.5.1](#page-113-0) shows all parameters that can be programmed to the customer OTP page. There are two pages of OTP memory available for customer to use.

Before programming the OTP, host ensures:

- All OTP shadow registers have the correct settings
- A customer OTP page is valid to be programmed. A valid page is one with *OTP_CUST*_STAT1[TRY]* = 0 and *OTP_CUST*_STAT1[FMTERR]* = 0.

Table 9-26. Program the OTP

Table 9-26. Program the OTP (continued)

During programming, if a programming voltage OV or UV event occurs, the *OTP_CUST*_STAT[UVOK]* or *OTP_CUST_STAT2[OVOK]* bit is 0 to indicate the programming voltage under- or overvoltage condition is detected during the programing attempts. In addition, the *[UVERR]*, *[OVERR]*, *[SUVERR]*, and *[SOVERR]* bits in the *OTP_PROG_STAT* register indicate if there is programming voltage error during programming and stability test.

Note

- During the programming procedure, device performs a programming voltage stability test before actually programming the OTP. If a programming voltage fails the stability test, the device will not set the *OTP_CUST*_STAT[TRY]* bit, giving the customer another attempt to program the page again.
- If the host incorrectly selects a page for programming, the *OTP_PROG_STAT[PROGERR]* bit is set. This indicates that the selected page was not available to be programmed. Select the correct page and retry the programming.
- Device will not start OTP programming above 55°C temperature.
- OTP programming time (from [PROG GO] = 1 to [DONE] =1) for LDOIN capacitor of 0.1 μ F is 100ms.

9.3.6.4 Diagnostic Control/Status

The device complies with applicable component level requirements for ASIL-D on voltage measurement, temperature measurement and communication. The following sub-sections describe the diagnostic control and fault status that can be used as part of the safety mechanisms.

The Safety Manual for BQ7961x-Q1 and the BQ7961x-Q1 FMEDA documents are available separately from Texas Instruments. Contact TI Sales Associate or Applications Engineer for further information.

9.3.6.4.1 Power Supplies Check

9.3.6.4.1.1 Power Supply Diagnostic Check

The internal power supply circuits have overvoltage, undervoltage, oscillation detection, and/or current limit checks. All these detections are continuously running in the background when the device is in ACTIVE or SLEEP mode. If a failure is detected, the corresponding flags in the *FAULT PWR*^{*} registers will be set or in certain failure modes, the device will reset. Table 9-27 summarizes the diagnostics that apply for each power supply and the corresponding action when failure is detected.

Table 9-27. Power Supply Diagnostic Checks

Table 9-27. Power Supply Diagnostic Checks (continued)

Note

Due to the detection logic implemented, when AVDD OV or UV is detected, the AVDD OSC fault can also be triggered. Similarly, when TSREF OV or UV, the TSREF OSC fault can also be triggered.

9.3.6.4.1.2 Power Supply BIST

The device implements a power supply BIST (Built-In Self-Test) function to test the primary power supply failure diagnostic paths that cover the following detections:

- *FAULT_PWR1[AVDD_OV]*, *[AVDD_OSC]*, *[DVDD_OV]*, *[CVDD_OV]*, *[CVDD_UV]*, *[REFHM_OPEN]*, *[DVSS_OPEN]*, and *[CVSS_OPEN]*
- *FAULT_PWR2[TSREF_OV]*, *[TSREF_UV]*, *[TSREF_OSC]*, *[NEG5V_UV]*, *[REFHM_OSC]*,and *[PWRBIST_FAIL]*

The power supply BIST is essentially a check on the checker and it is a command base function initiated by host.

The power supply BIST, once started, will force a fault on failure detection path on each supply. Take AVDD OV diagnostic path as an example, when the BIST engine tests the AVDD OV path, the following occur:

- 1. The BIST engine forces a fail to the AVDD OV comparator
- 2. The BIST engine then checks to ensure the signal to trigger *FAULT* register is asserted, and the signal to trigger NFAULT is also asserted
- 3. The BIST engine resets the *FAULT* register and NFAULT signal (that is, clears the *FAULT_PWR1/2/3* registers and deasserts NFAULT)

4. The BIST engine repeats step 1 to step 3 on the next power supply diagnostic path check (for example, AVDD OSC) until all intended diagnostic paths covered by BIST are tested.

Note

- During the BIST run, the NFAULT pin will be toggled on and off. Host ignores the NFAULT pin status or can disable the NFAULT pin output by setting *DEV_CONF[NFAULT_EN]* = 0.
- Among all internal power supplies, TSREF is one that can be enabled or disabled by host. To ensure TSREF diagnostic paths are tested during BIST run, host enables TSREF before starting the power supply BIST. Otherwise, the BIST engine will ignore the TSREF diagnostic paths test result during the BIST run.
- Because other nonpower supply-related faults can also trigger NFAULT, it is recommended to mask all nonpower supply-related faults through *FAULT MSK1/2* registers before the power supply BIST run.
- Host also ensures there are no power supply faults before starting the power supply BIST run.

Start power supply BIST by sending *DIAG PWR CTRLIPWR BIST GO]* = 1. The BIST run will not abort even if a failure is detected during the run. At the end of the BIST run, the result is indicated by the *FAULT_PWR2[PWRBIST_FAIL]* flag.

The power supply BIST forces a failure and ensures the diagnostic path triggers the fault accordingly. A failure on the BIST run indicates a diagnostic path is unable to trigger in a fault condition. To further examine which path is unable to indicate a failure, host can set the *DIAG_PWR_CTRL[BIST_NO_RST]* = 1. This bit disables the reset step during the BIST run. Re-start power supply BIST with this option enabled. At the end of the BIST run, examine the *FAULT* PWR1 and *FAULT* PWR2 registers. Any register flag that remains 0 indicates it is unable to flag a failure.

9.3.6.4.2 Thermal Shutdown and Warning Check

9.3.6.4.2.1 Thermal Shutdown

Thermal shutdown occurs when the thermal shutdown sensor senses an overtemperature condition of the device. The sensor operates without interaction and is separated from the ADC measured die sensor. The thermal shutdown function has a register-status indicator flag (*FAULT_SYS[TSHUT]*) that is saved during the shutdown event and can be read after the device is awaken back up. When a TSHUT fault occurs, the part immediately enters the SHUTDOWN mode. Any pending transactions on UART or daisy chain are discarded. There is no fault signaling performed when a thermal shutdown event occurs as the device immediately shuts down.

To awaken the device, host ensures the ambient temperature is below T_{SHUT} $_{FALL}$ and sends a WAKE ping to the base device. Host will not attempt to wake the device if the ambient temperature is still above T_{SHUT} $_{FAI}$.

Upon waking up, the *FAULT_SYS[TSHUT]* bit is set. See [Section 9.4.1.1](#page-106-0) for more details. If the system faults are unmasked, *FAULT_MSK1[MSK_SYS]* = 0, the thermal shutdown will be reflected as a fault and will be indicated in the *FAULT_SUMMARY* register and the assertion of the NFAULT pin.

9.3.6.4.2.2 Thermal Warning

To warn the host of an impending thermal overload the device includes an overtemperature warning that signals a fault when the die temperature approaches thermal shutdown. The device detects the die temperature through the TWARN sensor against the thermal warning threshold. There are four threshold options configured by the *PWR_TRANSIT_CONF[TWARN_THR1:0]* setting.

When the system fault is unmasked, and the temperature warning fault occurs, the *FAULT_SYS[TWARN]* = 1. Host can take action to avoid a thermal shutdown.

9.3.6.4.3 Oscillators Watchdog

The oscillators are monitored by watchdog circuits. There are two oscillators in the device, the HFO and the LFO. If these oscillators are not functioning, the device does not operate. If the HFO or LFO does not transition within the expected time, the watchdog circuits causes a digital reset.

When this unexpected reset occurs, it is recommended that the host sends a SHUTDOWN ping/tone to the problem device and then send a WAKE ping to reset the daisy chain. If the oscillators are truly damaged, the device will not restart and must be replaced.

In addition to the watchdog, the LFO frequency is monitored to ensure it stays within acceptable limits. If the LFO frequency falls outside of the expected range, the *FAULT_SYS_FAULT[LFO]* bit is set.

9.3.6.4.4 OTP Error Check

9.3.6.4.4.1 OTP CRC Test and Faults

CRC Test:

The factory registers and customer OTP shadow registers are covered by a CRC check that constantly runs in the background. The *CUST_CRC_RSLT_HI* and *CUST_CRC_RSLT_LO* registers hold the current device's computed CRC value. This value is compared against the customer programmed value in the CRC registers, *CUST_CRC_HI* and *CUST_CRC_LO*. When updating any customer OTP shadow register covered in the CRC, the host must update a new CRC value to *CUST_CRC_HI* and *CUST_CRC_LO* registers. The CRC calculation is performed in the same manner (including the bit stream ordering) and with the same polynomial as described in [Section 9.3.6.1.1.2.1.6](#page-55-0). The CRC check and comparison for factory and customer spaces is performed periodically and the *DEV_STAT[CUST CRC_DONE]* and *[FACT_CRC_DONE]* bits are set after the check is complete. If the bit is already set, it remains set until cleared with a read.

CRC Faults:

When *CUST_CRC_HI/LO* and *CUST_CRC_RSLT_HI/LO* do not match, the *FAULT_OTP[CUST_CRC]* flag is set until the condition is corrected. Continuous monitoring of the factory NVM space occurs in a similar fashion, concurrently with the monitoring of the customer space. When a factory register change is detected, the *FAULT_OTP[FACT_CRC]* flag is set. When this fault occurs, the host should reset the fault flag to see if the

fault persists. If the fault persists, the host must perform a reset of the part. If reset does not correct the issue, the device is corrupted and must not be used.

9.3.6.4.4.2 OTP Margin Read

The device provides OTP margin read test modes, with which host can set up to reload the OTP with margin 1 or margin 0. To start the margin read test, host selects the desired test mode through *DIAG_OTP_CTRL[MARGIN_MODE2:0]* and sets *DIAG_OTP_CTRL[MARGIN_GO]* = 1. The device will reload the OTP per the *[MARGIN_MODE2:0]* setting. Any OTP related error will be flagged to the *FAULT_OTP* register.

9.3.6.4.4.3 Error Check and Correct (ECC) OTP

ECC:

Register values for selected registers (0x0000 to 0x002F) are permanently stored in OTP. All registers also exist as volatile storage locations at the same addresses, referred to as shadow registers. The volatile registers are for reading, writing, and device control. For a list of registers included in the OTP, see [Section 9.5.1.](#page-113-0)

During wakeup, the device first loads all shadow registers with hardware default values listed in [Section 9.5.1.](#page-113-0) Then the device loads the registers conditionally with OTP contents from the results of the Error Check and Correct (ECC) evaluation of the OTP. The OTP is loaded to shadow registers in 64-bit blocks; each block has its own Error Check and Correct (ECC) value stored. The ECC detects a single-bit (Single-Error-Correction) or double-bit (Double-Error-Detection) changes in OTP stored data. The ECC is calculated for each block, individually.

Single-bit errors are corrected, double-bit errors are only detected, not corrected. A block with good ECC is loaded. A block with a single-bit error is corrected, and the *FAULT_OTP[SEC_DET]* bit is set to flag the corrected error event. Additionally, the *DEBUG_OTP_SEC_BLK* register is updated with the location of the error corrected block. This enables the host to keep track of potentially damaged memory. The block is loaded to shadow registers after the single-bit error correction. Because the evaluation is on a block-by-block basis, it is possible for multiple blocks to have a single-correctable error and still be loaded correctly. Multiple-bit errors can exist with full correction, as long as they are limited to a single error per block.

A block with a bad ECC comparison (two-bit errors in one block) is not loaded and the *FAULT_OTP[DED_DET]* bit is set to flag the failed bit-error event. Additionally, the *DEBUG_OTP_DED_BLK* register is updated with the block where the double error occurred. The hardware default value remains in the register. This allows some blocks to be loaded correctly (no fail or single-bit corrected value) and some blocks not to load. When the *FAULT_OTP[SEC_DET]* or *FAULT_OTP[DED_DET]* bit is set and the condition is not cleared by a device reset, the device is corrupted and must not be used.

The ECC engine uses the industry standard 72,64 SEC DEC ECC implementation. The OTP is protected by a (72, 64) Hamming code, providing single error correction, double error detection (SECDED). For each 64 bits of data stored in OTP, an additional 8 bits of parity information are stored. The parity bits are designated p0, p1, p2, p4, p8, p16, p32, and p64. Bit p0 covers the entire encoded 72-bit ECC block. The remaining seven parity bits are assigned according to the following rule:

- Parity bit p1 covers odd bit positions, that is, bit positions which have the least significant bit of the bit position equal to 1 (1, 3, 5, and so on), including the p1 bit itself (bit 1).
- Parity bit p2 covers bit positions which have the second least significant bit of the bit position equal to 1 (2, 3, 6, 7, 10, 11, and so on), including the p2 bit itself (bit 2).
- The pattern continues for p4, p8, p16, p32, and p64. [Table 9-28](#page-87-0) specifies the complete encoding.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

88 [Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)
 88 Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Table 9-29. Encoder and Decoder Data IN and OUT Positioning

ECC Diagnostic Test: The device provides a diagnostic tool to test the ECC function. There are two modes that are available to run the diagnostic. The first, auto mode (*OTP_ECC_TEST[MANUAL_AUTO]* = 0), uses internal data to run the tests. In auto mode, the *OTP_ECC_TEST[DED_SEC]* bit selects the type of test that is to be performed and the *OTP_ECC_TEST[ENC_DEC]* bit determines if the encoder or decoder function is to be tested. The result of the ECC test is provided in the *OTP_ECC_DATAOUT** registers within 1μs delay. The test steps and expected results from each test are shown below.

Automatic Decoding steps:

- 1. Set ECC Test to automatic *OTP_ECC_TEST[MANUAL_AUTO]* = 0
- 2. Set decoder setting *OTP_ECC_TEST[ENC_DEC]* = 0
- 3. Set decoder to single or double encoding setting with *OTP_ECC_TEST[DED_SEC]* (1 for DED or 0 for SEC)
- 4. Clear all SEC/DED faults by *FAULT_RST2[RST_OTP_DATA]* = 1
- 5. Enable ECC test *OTP_ECC_TEST[ENABLE]* = 1
- 6. Read *FAULT_OTP[SEC_DET]* flag for SEC or *FAULT_OTP[DED_DET]* flag for DED
- 7. Block read *OTP_ECC_DATAOUT1* to *OTP_ECC_DATAOUT8* to verify the decoder test results as in [Table](#page-89-0) [9-30](#page-89-0)
- 8. Disable ECC test *OTP_ECC_TEST[ENABLE]* = 0

Automatic Encoding steps:

- 1. Set ECC TEST to automatic *OTP_ECC_TEST[MANUAL_AUTO]* = 0
- 2. Set the encoder setting using *OTP_ECC_TEST[ENC_DEC]* = 1
- 3. Enable the ECC test with *OTP_ECC_TEST[ENABLE]* = 1
- 4. Block read *OTP_ECC_DATAOUT1* to *OTP_ECC_DATAOUT9* to verify the encoder test results as in [Table](#page-89-0) [9-30](#page-89-0)
- 5. Disable ECC test *OTP_ECC_TEST[ENABLE]* = 0

Table 9-30. Decoder and Encoder Test Verification

9.3.6.4.5 Integrated Hardware Protector Check

9.3.6.4.5.1 Parity Check

When the OVUV and OTUT protectors are enabled, the register settings related to the OVUV and OTUT configurations are latched to protector blocks. The device will check periodically in the background to ensure the latched configurations remain the same throughout the protector operation.

The parity check covers the following latched setting. If a parity fault in the OVUV protector is detected, the device will set the *FAULT* PROT1[VPARITY FAIL] = 1. If a parity fault in the OTUT protector is detected, the device will set the *FAULT_PROT1[TPARITY_FAIL]* = 1.

Table 9-31. Protector Parity Check Settings

9.3.6.4.5.2 OVUV and OTUT DAC Check

The OV, UV, OT, and UT DAC values are multiplexed to the AUX ADC from which the host can read out the values as part of the diagnostic check on the protector threshold settings.

To measure the protector's DAC value, it is recommended to lock the OVUV or OTUT protectors to a single channel through *OVUV_CTRL[OVUV_LOCK3:0]* for OV and UV DAC measurement; and through *OTUT_CTRL[OTUT_LOCK2:0]* for OT and UT DAC measurement, and restart the OVUV protectors or OTUT protector to run in the single channel run mode. Host ensures the locked cell channel is not under OV or UV fault or the locked GPIO channel is not under OT or UT fault. Otherwise, the DAC measurement will not be reflecting the triggering threshold value. Note that the OV and UV DAC value is (0.8 x the threshold setting).

9.3.6.4.5.3 OVUV Protector BIST

The device implemented an OVUV BIST (Built-In-Self-Test) function to test the primary OVUV protector path. Host can start the BIST run by setting *[OVUV_MODE1:0]* = 0b10 and *[OVUV_GO]* = 1. The BIST run covers:

- 1. OV and UV comparators thresholds:
	- a. A higher and lower than the set threshold are checked to ensure the comparator is triggered correctly.
	- b. If failure is detected, the corresponding *FAULT_PROT2[OVCOMP_FAIL]* or *[UVCOMP_FAIL]* bit will be set.
- 2. The path from the OVUV MUX to UV fault status bit and NFAULT pin:
	- a. For each VC channel, a switch is open so that input to the OVUV MUX is open and will lead to a UV detection to the channel under test
	- b. The BIST engine then checks the logic to assert corresponding *FAULT_UV* register bit and the NFAULT is set properly.
	- c. The BIST engine resets the corresponding *FAULT_UV* bit and deasserts the NFAULT, then switches to test the next channel and repeats the process until all active channels are tested.
	- d. If failure is detected, the corresponding *[VPATH_FAIL]* bit is set.
- 3. OV fault bit and NFAULT path

- a. The BIST engine forces 1 to the *FAULT_OV** register, one bit at time, to ensure each *FAULT_OV** register bit can be set and the NFAULT can be asserted, accordingly.
- b. If failure is detected, the corresponding *[VPATH_FAIL]* bit will be set.

If NFAULT is enabled, host observes NFAULT toggling during the BIST run. Upon completion of the BIST run, the OVUV comparators will be turned off. Host starts the regular OVUV round robin mode by sending *[OVUV_GO]* = 1 with *[OVUV_MODE1:0]* = 0b01 (round robin mode).

Note

- If a *[OVUV* GO] = 1 is sent during the OVUV BIST run, device will execute the new GO command based on the *[OVUV_MODE1:0]* setting.
- Before starting the OVUV Protector BIST, host masks out all the non-OVUV related faults, and ensures there are no OV and UV faults on any cell channels (recommended all cell voltages to be at least 100 mV apart from the OV or UV threshold during the BIST run). Otherwise, the BIST result is not invalid.
- After BIST starts, if pre-existing fault is detected before starting step 2, the BIST engine will be aborted and the *FAULT_PROT2[BIST_ABORT]* = 1.
- A no reset option, *DIAG_PROT_CTRL[PROT_BIST_NO_RST]* = 1, is available to command the BIST engine not to reset the fault status and NFAULT pin after testing each channel. If a BIST run fails, host can select this option and re-run BIST to detect which cell channel path is unable reflect a fault condition in the fault registers.

9.3.6.4.5.4 OTUT Protector BIST

The device implemented an OTUT BIST function to test the primary OTUT protector path. Host can start the BIST run by setting *[OTUT_MODE1:0]* = 0b10 and *[OTUT_GO]* = 1. The BIST run covers:

- 1. OT and UT comparator thresholds
	- a. A higher and lower than the set threshold are checked to ensure the comparator is triggering correctly.
	- b. If failure is detected, the corresponding *FAULT_PROT2[OTCOMP_FAIL]* or *[UTCOMP_FAIL]* bit will be set.
- 2. The path from GPIO MUX to UT fault bit and NFAULT path
	- a. For each GPIO channel, the GPIO is internally pulled up so the input to the OTUT MUX is high and will lead to a UT detection to the channel under test.
	- b. The BIST cycle then checks the logic to assert the corresponding *FAULT_UT* register bit and the NFAULT is set properly.
	- c. The BIST engine resets the corresponding *FAULT_UT* bit and deasserts the NFAULT, then switches to test the next channel.
	- d. If failure is detected, the corresponding *[TPATH_FAIL]* bit will be set.
- 3. OV fault bit and NFAULT path
	- a. The BIST engine forces 1 to the *FAULT_OT* register, one bit at time, to ensure each *FAULT_OT* register bit can be set and the NFAULT can be asserted, accordingly.
	- b. If failure is detected, the corresponding *[TPATH_FAIL]* bit will be set.

If NFAULT is enabled, host observes NFAULT toggling during the BIST run. Upon completion of the BIST run, the OTUT comparators will be turned off. Host starts the regular OTUT round robin mode by sending *[OTUT_GO]* = 1 with *[OTUT_MODE1:0]* = 0b01 (round robin mode).

Note

- • If a *[OTUT_GO]* = 1 is sent during the OTUT BIST run, device will execute the new GO command based on the *[OVUV_MODE1:0]* setting.
- Before starting the OTUT Protector BIST, host masks out all non-OTUT related faults, and ensures there are no OT and UT faults on any GPIO during the BIST run). Otherwise, the BIST result is not invalid.
- After BIST starts, if pre-existing fault is detected before starting step 2, the BIST engine will be aborted and the *FAULT_PROT2[BIST_ABORT]* = 1.
- A no reset option, *DIAG_PROT_CTRL[PROT_BIST_NO_RST]* = 1, is available to command the BIST engine not to reset the fault status and NFAULT pin after testing each channel. If a BIST run fails, host can select this option and re-run BIST to detect which GPIO channel path is unable reflect a fault condition in the fault registers.

9.3.6.4.6 Diagnostic Through ADC Comparison

9.3.6.4.6.1 Cell Voltage Measurement Check

Cell voltage measurement path comparison:

The cell voltage measurement check is performed by comparing the prefiltered measurement result from Main ADC versus measurement result from AUX ADC. To read the compared value measured by Main ADC and AUX ADC, MCU has to set up this diagnostic check to lock on a single channel using *[AUX_CELL_SEL]* setting and the start this diagnostic check. In this configuration, the compared values from Main ADC and AUX ADC are reported to *DIAG_MAIN_HI/LO* registers and *DIAG_AUX_HI/LO* registers respectively.

Both Main and AUX ADC has the same front end filters. This diagnostic time is mostly spend on waiting for the AAF on the AUX ADC path to settle. The *[AUX_SETTLE]* setting allows the MCU to make trade-off between diagnostic time and noise filter level. Additionally, when AUX ADC starts, by default, AUXCELL slot always align to the Main ADC Cell1 slot. The *[AUX_CELL_ALIGN]* setting allows MCU to change this alignment to Main ADC Cell8 slot, resulting with less sampling time delta between Main and AUX ADC on the higher channels.

Figure 9-47. Cell Voltage Measurement Diagnostic

Before starting the cell voltage measurement comparison, host ensures:

- The desired AUXCELL channels to be tested are configured in the *ADC_CTRL2[AUX_CELL_SEL4:0]* setting and AUX ADC is enabled and in continuous mode.
- Allow AUX ADC to run through all AUXCELL channels for the device to compensate for common mode error before starting this diagnostic check.
- Main ADC must be enabled and is in continuous mode.
- Select the (VCELL AUXCELL) comparison threshold through *DIAG_COMP_CTRL1[VCCB_THR4:0]* setting.

• Select the desired settling time for the AUX CELL channel through *ADC_CONF1[AUX_SETTLE1:0].*

To start the cell voltage measurement comparison:

- 1. Set *DIAG_COMP_CTRL3[COMP_ADC_SEL2:0]* = cell voltage measurement check (that is, 0b001) and set *[COMP_ADC_GO]* = 1.
- 2. For each channel enabled by *[AUX_CELL_SEL4:0]*, the device will compare abs[(VCELL AUXCELL)] < *[VCCB_THR4:0]*.
- 3. Wait for the comparison to be accomplished, roughly [(number of channel) * (AUXCELL settling time + one round robin cycle time)].
- 4. The cell voltage measurement comparison is completed when *ADC_STAT2[DRDY_VCCB]* = 1.

Host checks the *FAULT_COMP_VCCB1* and *FAULT_COMP_VCCB2* registers for the comparison result.

ADC comparison abort conditions:

The device will not start the cell voltage measurement comparison under the invalid conditions listed below. When the comparison is aborted, the *FAULT_COMP_MISC[COMP_ADC_ABORT]* = 1, *[DRDY_AUX_CEL]* = 1, *[DRDY_VCCB]* = 1, and *FAULT_COMP_VCCB1/2* registers = 0xFF. If *[AUX_CELL_SEL4:0]* is set to locked at a single channel, the *AUX CELL HI/LO* registers will be reset to default value 0x8000 if the comparison run is aborted.

Invalid conditions or settings which will prevent the start of the cell voltage measurement comparison:

- Invalid *[AUX_CELL_SEL]* setting: results in no AUX ADC measurement on the selected channel. The *AUX_CELL_HI/LO* registers are kept in default value.
- Channel higher than the NUM_CELL configuration is selected.
- Invalid BBVC_POSN setting:
	- Adjacent channels are enabled in the *BBVC_POSN1/2* registers.
	- *BBVC_POSN2[CELL1]* is enabled.
	- More than two channels are selected in *BBVC_POSN1/2*.
	- *[AUX_CELL_SEL]* is locked to any of the selected channels in *BBVC_POSN1/2*.
- Main or AUX ADCs are off or not set in continuous mode.

Post-ADC digital LPF check:

The digital LPF is checked continuous whenever the Main ADC is running. A duplicate diagnostic LPF is implemented to check against each LPF for each VC channel and the BBP/N channel. The check is performed with one LPF at a time.

Example, to test LPF1 for cell channel 1, the input (that is, ADC measurement result from cell 1) is fed to the LPF1 and the diagnostic LPF for a period of time. The output of the LPF1 and the diagnostic LPF are compared against each other. Several outputs from LPF1 and diagnostic LPF will be compared to ensure the operation of the LFP1 before moving to check the next LFP. If any of the LPFs fail the diagnostic check, *FAULT_COMP_MISC[LPF_FAIL]* = 1.

When the LPF for each active cell channels is tested once, *ADC_STAT2[DRDY_LPF]* = 1. This diagnostic check of the LPFs will continuously run in the background as long as the Main ADC is running.

Furthermore, the device also implements a check to verify the functionality of the diagnostic LPF itself. By setting *DIAG_COMP_CTRL4[LPF_FAULT_INJ]* = 1 and restarting the Main ADC, the device will inject a fault into the diagnostic LPF, forcing a failure during the LPF diagnostic check which then sets the *[LPF_FAIL]* = 1. When the test is completed, simply set the *[LPF_FAULT_INJ]* = 0.

9.3.6.4.6.2 Temperature Measurement Check

Similar to the cell voltage measurement check, the device checks the thermistor temperature measurement by comparing the Main ADC measurement to the AUX ADC measurement. To read the compared value measured by Main ADC and AUX ADC, MCU has lock on a single channel using *[AUX_GPIO_SEL]* setting and the start this diagnostic check. In this configuration, the compared values from Main ADC and AUX ADC are reported to *DIAG_MAIN_HI/LO* registers and *DIAG_AUX_HI/LO* registers respectively.

Figure 9-49. Thermistor Temperature (GPIO) Measurement Diagnostic

Before starting the temperature measurement comparison, host ensures:

- Main ADC must be enabled and is in continuous mode.
- The desired GPIO channels to be tested are configured in the *ADC_CTRL3[AUX_GPIO_SEL3:0]* setting and AUX ADC is enabled and in continuous mode.
- Select the comparison threshold through *DIAG_COMP_CTRL2[GPIO_THR2:0]* setting.

To start the cell voltage measurement comparison:

- 1. Set *DIAG_COMP_CTRL3[COMP_ADC_SEL2:0]* = GPIO measurement check (that is, 0b101) and set *[COMP_ADC_GO]* = 1.
- 2. For each channel enabled by *[AUX_GPIO_SEL4:0]*, the device will compare abs[(GPIO from Main GPIO from AUX)] < *[GPIO_THR2:0]*.
- 3. Wait for the comparison to be accomplished which can take up to 64 ADC round robin times.
- 4. The GPIO measurement comparison is completed when *ADC_STAT2[DRDY_GPIO]* = 1.

Host checks the **FAULT** COMP GPIO register for the comparison result.

ADC comparison abort conditions:

The device will not start the temperature measurement comparison under the invalid conditions listed below. When the comparison is aborted, the *FAULT_COMP_MISC[COMP_ADC_ABORT]* = 1, *[DRDY_GPIO]* = 1, and *FAULT_COMP_GPIO* = 0xFF. If *[AUX_GPIO_SEL3:0]* is set to locked at a single channel, the *AUX_GPIO_HI/LO* registers will be reset to default value 0x8000 if the comparison run is aborted.

Invalid conditions or settings which will prevent the start of the temperature measurement comparison:

- Invalid *[AUX_GPIO_SEL]* setting which the selected GPIO isn't configured for ADC measurement. The *AUX_GPIO_HI/LO* registers are kept in default value. This also applies to the case if *[AUX_GPIO_SEL]* is selected for all GPIOs but none of the GPIOs are configured for ADC measurement.
- Main or AUX ADCs are off or not set in continuous mode.

9.3.6.4.6.3 Cell Balancing FETs Check

The cell balancing FET check is performed by turning on the balancing FET and comparing the voltage across the FET (through the AUX ADC path) versus the cell voltage (through the Main ADC path). To read the AUXCELL measurement used for the check, MCU has to set up this diagnostic check to lock on a single channel using *[AUX_CELL_SEL]* setting and the start this diagnostic check. The AUXCELL compared value will be reported to *DIAG_AUX_HI/LO* registers.

Figure 9-50. Cell Balancing FET Diagnostic

Before starting the cell balancing FET comparison, host ensures:

- Main ADC is running in continuous mode.
- Configured in the *ADC_CTRL2[AUX_CELL_SEL4:0]* to select the AUXCELL channels which the CB FETs are tested.
- Select the desired settling time for the AUX CELL channel through *ADC_CONF1[AUX_SETTLE1:0]*.
- Pause CB if balancing is running.
- Configured which CBFET to be tested through *DIAG_CBFET_CTRL1* and *DIAG_CBFET_CTRL2* registers.
	- The rules of maximum of eight CBFETs to be on and turn on no more than two consecutive CBFETs still apply.
	- Recommended to test in odd and even manner.

To start the CBFET comparison:

- 1. Start AUX ADC in continuous mode.
- 2. Turn on the selected CBFET by setting *DIAG_COMP_CTRL3[CBFET_CTRL_GO]* = 1 and wait for appropriate dv/dt time.
- 3. Set *DIAG_COMP_CTRL3[COMP_ADC_SEL2:0]* = CBFET check (that is, 0b100) and set *[COMP_ADC_GO]* $= 1$
- 4. The device turns on the CBFET configured in the above step and compares the AUXCELL measurement (through CB channel) < half of the VCELL measurement (through VC channel). Only the CBFETs that are enabled are checked.
- 5. The CBFET comparison is completed when *ADC_STAT2[DRDY_CBFET]* = 1.
- 6. Repeat this procedure for other set of CBFET test. To turn off the CBFET enabled for this test, MCU clear the *DIAG_CBFET1* and *DIAG_CBFET2* registers then set the *[CBFET_CTRL_GO]* = 1. Otherwise, exiting from the CB pause state by sending *[CB_PAUSE]* = 0 will resume the regular balancing which turns off the CBFETs enabled for this test and resume on the CBFETs that are set for balancing.

Host checks the *FAULT_COMP_CBFET1* and *FAULT_COMP_CBFET2* registers for the comparison result. Repeat the steps to compare the remaining CBFETs.

ADC comparison abort conditions:

The device will not start the CBFET comparison under the invalid conditions listed below. When the comparison is aborted, the *FAULT_COMP_MISC[COMP_ADC_ABORT]* = 1, *[DRDY_AUX_CEL]* = 1, *[DRDY_CBFET]* = 1, and *FAULT_COMP_CBFET1/2* = 0xFF. If *[AUX_CELL_SEL4:0]* is set to locked at a single channel, the *AUX_CELL_HI/LO* registers will be reset to default value 0x8000 if the comparison run is aborted.

Invalid conditions or settings which will prevent the start of the cell voltage measurement comparison:

- Invalid *[AUX_CELL_SEL]* setting which results in no AUX ADC measurement on the selected channel. The *AUX_CELL_HI/LO* registers are kept in default value.
- Channel higher than the NUM CELL configuration is selected.
- Invalid BBVC_POSN setting:
	- Adjacent channels are enabled in the *BBVC_POSN1/2* registers.
	- *BBVC_POSN2[CELL1]* is enabled.
	- More than two channels are selected in *BBVC_POSN1/2*.
	- *[AUX_CELL_SEL]* is locked to any of the selected channels in *BBVC_POSN1/2*.
- Main or AUX ADCs are off or not set in continuous mode.
- CB is running and it is not in pause mode.
- More than eight CBFETs are enabled, or more than two consecutive CBFETs are enabled in *DIAG_CBFET_CTRL1/2* registers.

9.3.6.4.6.4 VC and CB Open Wire Check

The device can detect an open wire connection on the VC and CB pins. A current sink is connected to each VC and CB pin, except VC0 and CB0 pins which are connected with a current source.

When the current sink (or current source) is enabled and if there is an open wire connection, the external differential capacitor will be depleted and the cell voltage measurement will drop to an abnormal level over time. Similar detection concept applies to the VC0 and CB0 pins with a current source. If there is an open wire connection, the VC0 or CB0 will be pulled up by the current source, resulting in a reduced cell voltage measurement over time.

When the diagnostic comparison is enabled, the device will compare the cell voltage measurement from Main ADC (for VC pins open wire detection) against a host-programmed threshold; or comparing the AUX CELL measurement from the AUX ADC (for CB pins open wire detection) against a host-programmed threshold.

If MCU lock to a single CB channel though *[AUX_CELL_SEL]* before starting the CB open wire check. The device will report the AUXCELL measurement used for the check comparison. The value is reported in *DIAG* AUX HI/LO registers. Since there is no single channel lock mechanism in Main ADC, VC channel measurement used for VC open wire will not be reported in *DIAG_MAIN_HI/LO* registers.

Figure 9-51. Open Wire Detection

Before starting the open wire comparison, host ensures:

- For VC open wire detection, Main ADC is running in continuous mode.
- For CB open wire detection, AUX ADC is running in continuous mode
	- Configured in the *ADC_CTRL2[AUX_CELL_SEL4:0]* to select the AUXCELL channels

- Select the desired settling time for the AUX CELL channel through *ADC_CONF1[AUX_SETTLE1:0].*
- Configure the open wire detection threshold through *DIAG_COMP_CTRL2[OW_THR3:0]*.

To start the open wire comparison:

- 1. Turn on the VC pins (or CB pins) current sink or source through *DIAG_COMP_CTRL3[OW_SNK1:0]*.
- 2. Wait for dV/dt time of the external capacitor to deplete to the detection threshold if there is an open wire fault.
- 3. For VC open wire detection, select *DIAG_COMP_CTRL3[COMP_ADC_SEL2:0]* = OW VC check (that is, 0b010) and set *[COMP_ADC_GO]* = 1. Or for CB open wire detection, *[COMP_ADC_SEL2:0]* = OW CB check (that is, 0b011).
- 4. The device compares all active VCELL measurement (for VC open wire) or AUX CELL measurement (for CB open wire) against the *[OW_THR3:0]* threshold setting.
- 5. When the comparison is completed, *ADC_STAT2[DRDY_VCOW]* = 1 for VC open wire (or *[DRDY_CBOW]* = 1 for CB open wire).
- 6. Host then turns off all current sinks and sources through *DIAG_COMP_CTRL3[OW_SNK1:0]*.

Host checks the *FAULT_COMP_VCOW1/2* or *FAULT_COMP_CBOW1/2* registers for the comparison result.

9.3.7 Bus Bar Support

The device supports bus bar measurement in two types of connections:

- Bus bar connected to a dedicated bus bar channel through BBP and BBN pins
- Bus bar connected to a VC channel

A total of three bus bars can be connected to a single device, one through BBP/N pins and two through VC channels. Table 9-32 shows the difference between the two connection methods. Details are described in the later subsections.

Table 9-32. Bus Bar Connection Methods

The device supports bus bar measurement in a connection when a bus bar is connected to a VC channel. A total of two bus bars can be connected to a single device through the VC channels. Table 9-33 shows the details as described in the later subsections.

Table 9-33. Bus Bar Connection Methods

Table 9-33. Bus Bar Connection Methods (continued)

9.3.7.1 Bus Bar on BBP/BBN Pins

The device provides an dedicated bus bar channel through BBP/BBN pins for bus bar connection and measurement. It is a floating channel allowing bus bar to be connected to any cell except the bottom cell of a module. Using the bus bar channel maximizes the use of cell channels in the device across different module sizes.

9.3.7.1.1 Typical Connection

With bus bar connected to BBP/BBN pins, it is intended to allow a single cell channel (VC channel) to be shared with a cell + a bus bar (see [Figure 9-52](#page-99-0) (a) connection). Usually, such connection introduced additional IR error to the cell measurement to the system. The dedicated bus bar channel through BBP/BBN pins supported in the device allows the host to measure the bus bar voltage to obtain the actual cell measurement.

[Figure 9-52](#page-99-0) (a) connection applies to bus bar connecting to any middle VC channel. That is, in a single device, there is a cell connected above and below the BBP/BBN channel. To support hotplug on the bus bar channel, the device only requires a 400-Ω filter resistor each on the BBP/N pins and a 0.47-µF/16-V differential capacitor across the BBP/N pins.

If the bus bar connected to BBP/N is placed at the top of a module (see [Figure 9-52](#page-99-0) (b) connection), such connection is the exception in the BBP/N case that a cell channel is not being shared. In this connection, actual cell measurements are made through the VC channels and host does not require additional calculations.

[Figure 9-52](#page-99-0) (b) connection applies to bus bar connected to top of the module, where in a single device, no cell is connected above the bus bar. To support hotplug on the bus bar channel, besides the 400-Ω filter resistor each on BBP/N pins and a 0.47-µF/16-V differential capacitor across BBP/N pins, and additional 0.47-µF/16-V differential capacitor is needed to connect from BBN to the top CB pins. This additional capacitor forms a complete capacitor ladder from all cells in the module to the bus bar, allowing high spike voltage during hotplug to distributor across the capacitor ladder.

Figure 9-52. Bus Bar Connected Across BBP and BBN Pins

9.3.7.1.2 Bus Bar Measurement

The differential measurement across (BBP–BBN) is measured by the Main ADC and AUX ADC. See [Section](#page-26-0) [9.3.2.1.1](#page-26-0) and [Section 9.3.2.2.1](#page-32-0) for details. Use the *BBP_LOC* register to indicate which VC channel is shared with the BBP/N connection. This information enables the device to have better common mode correction for the final ADC measurement. Host will be aware that additional IR error is introduced to the shared VC channel. If OVUV protector is enabled, this shared channel may trigger earlier OV or UV detection due to the additional IR increase (during charge) or decrease (during discharge) to the shared channel measurement.

9.3.7.1.3 Cell Balancing Handling

Because the bus bar is shared with a cell to a cell channel, there is no special handling on the cell balancing control. Host will be aware that additional IR error is introduced to the VCB_DONE detection (through VC channel) on the shared channel.

100 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9.3.7.1.4 Cell Voltage Diagnostic Control

The device still supports VC channel versus CB channel by looking at the sum of (cell + bus bar measurement) comparison check on the shared channel. See [Section 9.3.6.4.6.1](#page-91-0). Additionally, bus bar measurement can be checked by comparing bus bar channel measurement from Main ADC and AUX ADC.

The BBP/N pins have built-in current sink for open wire detection. The current sink is turned on when *DIAG* COMP CTRL3[OW SNK1:0] = 0b11. When there is a current flow through the bus bar, the (BBP–BBN) measurement is non-zero. If there is an open wire on the BBP or BBN pin, the current sink changes the (BBP– BBN) measurement to an abnormal value.

Figure 9-55. Current Sink for BBP/N Open Wire Detection

9.3.7.2 Bus Bar on Individual VC Channel

Besides connecting bus bar through BBP/N, the device also supports bus bar connection to an individual VC channel. All VC channels, except the bottom channel (VC1-VC0), support –2V to 5V measurement.

The device supports bus bar connection to an individual VC channel. All VC channels, except the bottom channel (VC1-VC0), support –2V to 5V measurement.

When bus bar is connected to an individual VC channel, host indicates the bus bar position in the *BBVC_POSN1* and *BBVC_POSN2* registers. The following configuration is not supported for bus bar connection through individual VC channel. Configuring *BBVC_POSN1* register with such configuration can cause error in balancing, OVUV detection and cell voltage measurement comparison check.

- Bottom channel does not support bus bar connection. That is, *BBVC_POSN1[CELL1]* must be 0.
- Maximum of two bus bars can be connected through this connection. That is, only two bits are set to 1 in the *BBVC_POSN1* registers.
- Bus bar cannot be connected to the adjacent channels.

9.3.7.2.1 Typical Connection

With bus bar connected to a VC channel individually, the upper CB pin on that channel is left floating to avoid forward biasing the internal CBFET (see [Figure 9-56](#page-102-0) (a) connection). This connection applies to bus bar connecting to any middle VC channel individually. That is, in a single device, there is a cell connected above and below the VC channel with bus bar connected. To ensure hotplug performance, the CB channel where the bus bar is connected will still have the differential capacitor even if the upper CB pin is floating. This capacitor forms a complete capacitor ladder from all cells and the bus bar connected to the device, allowing high-voltage spike during hotplug to distribute across the capacitor ladder.

If bus bar is connected to above the top of a module to an individual VC channel (see [Figure 9-56](#page-102-0) (b) connection), the upper CB pin on that channel is left floating but the CB differential capacitor will still be connected. Additionally, an additional RC filter is connected from the top CB pin to the BAT pin. This additional RC filter (using the same RC values as the other RC filter on the CB pins) is to ensure a complete capacitor ladder is formed for the device to distribute the high voltage spike with the same RC constant as the reset of the CB pins during hotplug event.

102 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Figure 9-56. Bus Bar Connected to Individual VC Channel

9.3.7.2.2 Bus Bar Measurement

Bus bar measurement is performed through Main ADC measurement as one of the VC channels. The result is reported to *VCELLx_HI/LO* register, where x is the channel connected with the bus bar. Digital LPF is enabled and applied as the rest of the VC channel measurement configuration.

The VC channel indicated for bus bar connection (through *BBVC_POSN1/2* registers) will be skipped for VCB_DONE check during cell balancing, OV and UV detection when OVUV protectors are enabled, and will have special handling during cell voltage measurement comparison check.

9.3.7.2.3 Cell Balancing Handling

Because the upper CB pin is open on the channel where bus bar is connected, to balance the cell connected above bus bar, host turns on the adjacent CBFET and configures with the same timer setting.

Host configures *BBVC_POSN1/2* register to indicate the bus bar connection. This information is used to avoid the channel connected with bus bar to trigger a VCB_DONE detection and turn off its CBFET, which disconnects the balancing path for the cell above the bus bar.

The balancing of the cell above the bus bar is still terminated based on the timer and cell voltage threshold, which its CBFET will be turned off when one of the stop conditions is met. The balancing path is disconnected even if the CBFET on the bus bar connected channel remains on.

Note

The CBFET on the bus bar connected channel will be on until the timer expired. This may lead to a delayed flagging of the *[CB_DONE]* = 1 even if the actual cell balancing is completed.

9.3.7.2.4 Cell Voltage Diagnostic Control

The cell voltage comparison check is still performed by checking the Main ADC measurement versus the AUX ADC measurement. Because the upper CB pin of the CB channel, where a bus bar is connected, is open, the device handles the comparison check by comparing a sum of (cell + bus bar) from Main ADC versus sum of (cell + bus bar) from AUX ADC instead.

Figure 9-58. Cell Measurement Check with Bus Bar Connected to Individual VC Channel

9.4 Device Functional Modes

The device has three power modes plus an POR state.

- POR: This is not a power mode. This is a condition in which the voltage at the BAT pin is less than VBAT min, and all circuits including the AVAO_REF block in the device are powered off.
- SHUTDOWN: This is the lowest power mode. AVDD, DVDD and CVDD supplies are off. Only a gross regulation at LDOIN pin is maintained. CVDD pin is will have a similar voltage as the LDOIN pin through internal circuit in order to support WAKE detection.
- SLEEP: This is the low power operation mode. Only limited functions are available.
- ACTIVE: This is the full power operation mode. All functions are supported under this state.

The various functions supported under different power modes are summarized in [Table 9-34](#page-105-0) and the power state diagram is shown in [Figure 9-59.](#page-106-0)

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

(1) To enable cell balancing, OV/UV or OT/UT protector(s) in SLEEP mode, host must enable the function(s) in ACTIVE mode first, then put the device to SLEEP.

106 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Figure 9-59. Power State Diagram

9.4.1 Power Modes

9.4.1.1 SHUTDOWN Mode

This is the lowest power mode. In SHUTDOWN mode, most of the functions are off. The device remains idle to simply monitor the WAKE ping/tone (see [Section 9.4.3](#page-109-0) for details) to wake up from this state. Only a gross regulation on LDOIN and CVDD pins are maintain for WAKE ping/tone detection.

9.4.1.1.1 Exit SHUTDOWN Mode

Communication is not supported in SHUTDOWN mode, host must send a WAKE ping or WAKE tone to enter ACTIVE mode. Once device transitions from SHUTDOWN mode to ACTIVE mode, the following table indicates the expected fault bits being set under such transition has occurred.

Table 9-35. Expected Fault Bit After Device Wake From SHUTDOWN

Figure 9-60. SHUTDOWN to ACTIVE Mode Transition

9.4.1.1.2 Enter SHUTDOWN Mode

During normal operation, host puts the device in SHUTDOWN mode through communication by sending *CONTROL1[GOTO_SHUTDOWN]* = 1. In a daisy chain configuration, using broadcast write to send this command will put all devices in the daisy chain in SHUTDOWN mode.

The device can also enter SHUTDOWN mode by one of the following conditions:

- Communication timeout: automatically transitions from ACTIVE mode to SHUTDOWN mode if there is no valid communication for the configured time. Host can enable this option through the *COMM_TIMEOUT_CONF* register.
- SLEEP mode timeout: automatically transitions from SLEEP mode to SHUTDOWN mode if device is in SLEEP mode for the configured time. Host can enable this option through *PWR_TRANSIT_CONF[SLP_TIME2:0]*.
- Upon balancing completion: automatically enter SHUTDOWN mode when all balancing of the devices is completed. See [Section 9.3.3](#page-37-0) for details. This option can result with devices in different power modes for a period of time in a daisy chain configuration.
- Thermal shutdown: shuts down the device when the internal die temperature is greater than T_{SHUT}
- SHUTDOWN or HW_RESET ping/tone: These pings/tones are used as a recovery attempt on a loss communication situation. A SHUTDOWN ping/tone puts the device into SHUTDOWN mode without using communication, forcing most of the circuits to be off. A more aggressive recovery attempt uses HW_RESET ping/tone which turns off all circuits except a bandgap and restarts the device in SHUTDOWN mode.

9.4.1.2 SLEEP Mode

This is the low power operation mode. In SLEEP mode, all internal power supplies are still on, but functions are limited to cell balancing, OVUV and OTUT protectors, Heartbeat/Fault Tone/NFAULT transmission and detection.

9.4.1.2.1 Exit SLEEP Mode

Because host cannot communicate to the device, to exit SLEEP mode, host must send either a WAKE ping/tone or SLEEPtoACTIVE ping/tone to transition to ACTIVE mode. A WAKE wakes up and resets the device, which host will need to reconfigure the device setting; a SLEEPtoACTIVE only wakes up the device.

9.4.1.2.2 Enter SLEEP Mode

The device can enter SLEEP mode from ACTIVE mode only. During normal operation, host puts the device to SLEEP mode through communication by sending *CONTROL1[GOTO_SLEEP]* = 1. In a daisy chain configuration, using broadcast write to send this command will put all devices into SLEEP mode.

The device can also enter SLEEP mode in the following condition:

• Communication timeout: automatically transitions from ACTIVE mode to SLEEP mode if there is no valid communication for the configured time. Host can enable this option through the *COMM_TIMEOUT_CONF* register.

Figure 9-61. SLEEP to ACTIVE Mode Transition

9.4.1.3 ACTIVE Mode

This is the operation mode with full functionality support. Host can communicate to the device with full control on various features as well as performance diagnostic in this mode.

9.4.1.3.1 Exit ACTIVE Mode

From ACTIVE mode, device can enter SLEEP mode or SHUTDOWN mode through command, ping/tone, timer, or specific event. See [Section 9.4.1.1](#page-106-0) and [Section 9.4.1.2](#page-108-0) for details.

9.4.1.3.2 Enter ACTIVE Mode From SHUTDOWN Mode

Device can transition to ACTIVE mode from SHUTDOWN mode only through a WAKE ping/tone. Once in ACTIVE mode, host clears some of the reset-related faults which are expected faults (see [Section 9.4.1.1](#page-106-0) for details) indicating a POR on certain blocks due to the transition from SHUTDOWN mode to ACTIVE mode. Registers are reset to default; the OTP shadow registers are reloaded with the OTP programmed values.

9.4.1.3.3 Enter ACTIVE Mode From SLEEP Mode

From SLEEP mode, either a WAKE or SLEEPtoACTIVE ping/tone can put the device in ACTIVE mode. A WAKE ping/tone will generate a digital reset to the device. Because the LDO supplies remain on during SLEEP mode, only the *FAULT* SYS[DRST] = 1 is set, indicating a digital reset has occurred. Certain expected faults related to being reset are set. See SHUTDOWN mode for detail. Registers are reset to default, the OTP shadow registers are reloaded with the OTP programmed values.

If a SLEEPtoACTIVE ping/tone is used to wake up the device from SLEEP mode to ACTIVE mode, device will simply enter ACTIVE mode without digital resetting but the UART engine will be reset. Hence, in the base device, the *FAULT_COMM1[COMMCLR_DET]* = 1 and host clears it after entering ACTIVE mode.

9.4.2 Device Reset

There are several conditions which the device will go through: a digital reset, putting the registers to their default settings and reloading the OTP.

- A WAKE ping/tone is sent to transition from SHUTDOWN mode or SLEEP mode to ACTIVE mode.
- A WAKE ping/tone is received in ACTIVE mode.
- The *CONTROL1[SOFT_RESET]* = 1 command is sent in ACTIVE mode.
- A HW_RESET ping/tone is sent under any power mode. This generates a POR-like event to the device. Upon the detection of a HW_RESET ping/tone, the device will turn off all internal blocks except a bandgap for t_{HWRST} duration. Afterward, the device will restart in SHUTDOWN mode.
- Internal power supply faults. See [Section 9.3.6.4](#page-82-0) for details.
	- AVDD UV, DVDD UV is detected.
- A HFO or LFP watchdog fault will reset the digital.

Apart from the full reset cases, the following conditions will only reset the UART engine. These conditions mainly affect the base device because UART is used to talk to the host MCU. In the base device, the *FAULT_COMM1[COMMCLR_DET]* = 1 will be set. These conditions do not affect the stack devices because UART is inactive in those devices.

- A SLEEPtoACTIVE ping is sent to transition from SLEEP mode to ACTIVE mode.
- The following conditions not only clear the UART engine and set the *[COMMCLR_DET]* = 1, they also set *FAULT_COMM1[STOP_DET]* = 1 as an indication that an unexpected UART STOP is detected.
	- A SLEEPtoACTIVE ping is sent in ACTIVE mode.
	- A COMM CLEAR signal is sent. This is a dedicated signal to clear the UART engine and instruct the engine to look for a new start of communication frame. See [Section 9.3.6.1.1.1](#page-50-0) for more details.

9.4.3 Ping and Tone

In the noncommunicable conditions such as in SHUTDOWN or SLEEP mode, or in the loss of communication situations when host would like to instruct for a reset or power down as a communication recovery attempt, a Ping or Tone is used as a form of communication to the device for a specific action.

Table 9-36. Supported Ping/Tone in Different Power Modes

9.4.3.1 Ping

A ping is a specific high-low-high signal to the RX pin of the device. Ping is used on the base device as only the base device is connected to the host which the UART RX is accessible. The device detects different low times of the ping signal to differentiate the different ping signals.

The communication pings are referring to the WAKE ping, SLEEPtoACTIVE ping, SHUTDOWN ping, and HW_RESET ping. These pings instruct the device to a specific power mode when normal communication is not available. By definition, a COMM CLEAR signal on the RX pin is a form of a ping. Because a COMM_CLR is to clear the UART engine, this signal is covered in [Section 9.3.6.1.1.1.](#page-50-0)

Figure 9-62. Communication Pings

9.4.3.2 Tone

A tone is a fixed number of couplets (pulses) with a specified polarity (all "+" or all "–") sent through the differential vertical interface COMH and COML ports. Tone is used on stack devices as only the COMH/L ports are accessible. The number of couplets for transmission is always greater than the number of couplets needed for detection.

There are four communication tones corresponding to the four communication pings. They are WAKE tone, SLEEPtoACTIVE tone, SHUTDOWN tone, and HW_RESET tone. In addition to the communication tones, there are two extra tones related to device fault status: Heartbeat tone and Fault tone. These two fault status tones are only available in SLEEP mode. See [Section 9.3.6.2.3.3](#page-79-0) for details.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 111

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Figure 9-63. Communication Tones

9.4.3.3 Ping and Tone Propagation

Propagates:

The WAKE and SLEEPtoACTIVE pings/tones are part of the normal operation to wake up the device; hence, these two pings/tones can propagate to the next device in a daisy chain configuration. That is, when a device receives a WAKE ping/tone, it generates a WAKE tone and forwards it to the next device. Similar action applies to SLEEPtoACTIVE ping/tone.

The direction of the tone forwarding follows the communication direction, which is set by the *CONTROL1[DIR_SEL]* bit. See [Section 9.3.6.1](#page-49-0) for more details. The detection of the tone is supported from the COMH and COML ports on stack devices regardless of the *[DIR_SEL]* setting. This does not apply to base device because base device detects pings instead.

During normal operation, host can simply send a WAKE or SLEEPtoACTIVE ping to the base device and the corresponding tone will be generated to the rest of the stack devices. During system development, if there is a need to send WAKE or SLEEPtoACTIVE to only some of the devices in the daisy chain, host can use the *CONTROL1[SEND_WAKE]* or *CONTROL1[SEND_SLPTOACT]* bit. Device that receives this command will send the corresponding tone to the next device in the daisy chain. Because the WAKE and SLEEPtoACTIVE tones propagate, the rest of the daisy chain connected above also receives the corresponding tone.

Does Not Propagate:

The SHUTDOWN and HW_RESET pings/tones are mostly used as a communication recovery attempt. Hence these pings/tones do not propagate. That is, when a device receives a SHUTDOWN ping/tone, it starts the shutdown process but the device does not generate another SHUTDOWN tone to the next device. Similar action applies to HW_RESET ping/tone.

For a base device, as RX pin is connected to the host, SHUTDOWN or HW_RESET ping can be used on the base device. For stack devices, it is required at least one stack device is connected to the problem device is communicable. Host has to talk to the neighboring device and sets the *CONTROL1[SEND_SHUTDOWN]* = 1 or *CONTROL2[SEND_HW_RESET]* = 1 to instruct the neighboring device to issue the corresponding tone to the problem device. The detection of the tone is supported from the COMH and COML ports on stack devices

112 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

ΓFΥ∆S

Instruments

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

regardless of the *[DIR_SEL]* setting. This does not apply to a base device because a base device detects pings instead.

Table 9-37. Ping and Tone Propagation Summary

9.5 Register Maps

This section has three register map summary tables with registers listed per the order of the register address:

- The NVM (OTP) shadow registers. These read/write-able shadow registers are reset with OTP values programmed in the customer OTP space. To program the custom OTP space, host writes the desired values to these OTP shadow registers and follows the programming procedure. These registers are included in the OTP CRC check. If customer OTP space is not programmed. The shadow registers are loaded with factory configuration default value. If the OTP (either factory configuration default or value programmed in customer OTP space) is failing to load after a device reset, the shadow registers will be loaded with the hardware reset default value instead. The hardware reset default value and the factory configuration default values are the same for the majority of the OTP shadow registers. Only the *DIR0_ADDR_OTP, DIR1_ADD_OTP*, *PWR_TRANSIT_CONF, CUST_CRC_HI/LO* registers have a reset value versus factory default, and are specified in Section 9.5.1 and their register field descriptions.
- The Read/Write registers. These are registers that the host can read/write to during runtime. A device reset will put these registers back to their reset value.
- The Read registers. These are registers that the host only has read access. A device reset will put these registers back to their reset value.

The register summary tables use the following key:

- Addr = Register address
- Hex = Hexidecimal value
- NVM = Non-volatile memory (OTP) shadow registers
- RSVD = Reserved. Reserved register addresses or bits are not implemented in the device. Any write to these bits is ignored. Reads to these bits always return 0.
- OTP SPARE: These are spare OTP and shadow register bits that are implemented in the device. These spare bits are included as part of the CRC calculation. These bits are read/write as normal, but do not perform any function or influence any device behaviors.
- OTP_RSVDn = OTP and shadowed registers that are implemented but are reserved for device internal usage, where n refers to the register address. MCU must keep these registers in their default value
- HW Reset default is the value loaded when digital resets (POR like event) whereas Factory Configuration Default is the default value loaded into the OTP cell if customer doesn't program it themselves. Customer cannot read the HW Reset value.

[Section 9.5.4](#page-125-0) describes the definition of each bit in the registers. The registers in this section are grouped per functional blocks.

9.5.1 OTP Shadow Register Summary

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 115

9.5.2 Read/Write Register Summary

9.5.3 Read-Only Register Summary

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 121

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 123

124 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

9.5.4 Register Field Descriptions

9.5.4.1 Device Addressing Setup

9.5.4.1.1 DIR0_ADDR_OTP

9.5.4.1.2 DIR1_ADDR_OTP

9.5.4.1.3 CUST_MISC1 through CUST_MISC8

9.5.4.1.4 DIR0_ADDR

9.5.4.1.5 DIR1_ADDR

ADDRESS[5:0] = Always shows the current device address used by the device when *[DIR_SEL]* = 1. At POR, this register is loaded from the device address value in the OTP (same OTP device address loaded to *DIR1_ADDR_OTP* register). Host can re-address the device by writing a different device address to this register, and the device will take on the new address immediately. Note: *CONTROL1[ADDR_WR]* = 1 is required to write to this register. See [Section 9.5.4.3.11](#page-130-0) for details.

9.5.4.2 Device ID and Scratch Pad

9.5.4.2.1 PARTID

9.5.4.2.2 DEV_REVID

9.5.4.2.3 DIE_ID1 through DIE_ID9

9.5.4.3 General Configuration and Control

9.5.4.3.1 DEV_CONF

9.5.4.3.2 ACTIVE_CELL

9.5.4.3.3 BBVC_POSN1

9.5.4.3.4 BBVC_POSN2

9.5.4.3.5 PWR_TRANSIT_CONF

9.5.4.3.6 COMM_TIMEOUT_CONF

9.5.4.3.7 TX_HOLD_OFF

9.5.4.3.8 STACK_RESPONSE

9.5.4.3.9 BBP_LOC

9.5.4.3.10 COMM_CTRL

9.5.4.3.11 CONTROL1

Host should not write multiple bits at the same to CONTROL1 register. The following shows the priority behavior if multiple bits are written at the same write command to CONTROL1

- Power States:
	- [SOFT_RESET] : Priority 1
	- [GOTO_SHUTDOWN]: Priority 2
	- [GOTO_SLEEP]: Priority 3

- • SEND tone:
	- [SEND_WAKE]: Priority 1
	- [SEND_SLPTOACT]: Priority 2
	- [SEND_SD_HW_RST]: Priority 3
	- Between the Power State bits and SEND tone bits:
	- Power Stat bits: Priority 1
	- SEND tone bits: Priority 2

9.5.4.3.12 CONTROL2

9.5.4.3.13 CUST_CRC_HI

9.5.4.3.14 CUST_CRC_LO

9.5.4.3.15 CUST_CRC_RSLT_HI

9.5.4.3.16 CUST_CRC_RSLT_LO

9.5.4.4 Operation Status

9.5.4.4.1 DIAG_STAT

9.5.4.4.2 ADC_STAT1

9.5.4.4.3 ADC_STAT2

9.5.4.4.4 GPIO_STAT

GPIO1 through GPIO8 = When GPIO is configured as digital input or output, this register shows the GPIO status.

 $0 = Low$ $1 = High$

9.5.4.4.5 BAL_STAT

9.5.4.4.6 DEV_STAT

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 135

9.5.4.5 ADC Configuration and Control

9.5.4.5.1 ADC_CONF1

9.5.4.5.2 ADC_CONF2

ADC_DLY[5:0] = If *[MAIN_GO]* bit is written to 1, bit Main ADC is delayed for this setting time before being enabled to start the conversion. This setting synchronizes the start of Main ADC throughout the daisy-chained stack. The option ranges from 0 μ s (no delay) to 200 μ s in 5- μ s steps. Undefined $code = 0$ μ s (no delay)

9.5.4.5.3 MAIN_ADC_CAL1

9.5.4.5.4 MAIN_ADC_CAL2

9.5.4.5.5 AUX_ADC_CAL1

9.5.4.5.6 AUX_ADC_CAL2

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 137

9.5.4.5.7 ADC_CTRL1

9.5.4.5.8 ADC_CTRL2

9.5.4.5.9 ADC_CTRL3

9.5.4.6 ADC Measurement Results

9.5.4.6.1 VCELL16_HI/LO

VCELL16_HI

VCELL16_LO

9.5.4.6.2 VCELL15_HI/LO

VCELL15_HI

VCELL15_LO

9.5.4.6.3 VCELL14_HI/LO

VCELL14_HI

RESULT[7:0] = The ADC measurement result of the high-byte of the Cell14 voltage in 2s complement. When host reads this register, the device locks the Cell14 voltage low-byte from updating until the high-byte and low-byte registers are read.

VCELL14_LO

9.5.4.6.4 VCELL13_HI/LO

VCELL13_HI

VCELL13_LO

9.5.4.6.5 VCELL12_HI/LO

VCELL12_HI

VCELL12_LO

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 141

RESULT[7:0] = The ADC measurement result of the low-byte of the Cell12 voltage in 2s complement.

9.5.4.6.6 VCELL11_HI/LO

VCELL11_HI

VCELL11_LO

9.5.4.6.7 VCELL10_HI/LO

VCELL10_HI

VCELL10_LO

9.5.4.6.8 VCELL9_HI/LO

VCELL9_HI

RESULT[7:0] = The ADC measurement result of the high-byte of the Cell9 voltage in 2s complement. When host reads this register, the device locks the Cell9 voltage low-byte from updating until the high-byte and low-byte registers are read.

VCELL9_LO

9.5.4.6.9 VCELL8_HI/LO

VCELL8_HI

VCELL8_LO

9.5.4.6.10 VCELL7_HI/LO

VCELL7_HI

VCELL7_LO

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 143

9.5.4.6.11 VCELL6_HI/LO

VCELL6_HI

VCELL6_LO

9.5.4.6.12 VCELL5_HI/LO

VCELL5_HI

VCELL5_LO

9.5.4.6.13 VCELL4_HI/LO

VCELL4_HI

VCELL4_LO

144 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

9.5.4.6.14 VCELL3_HI/LO

VCELL3_HI

VCELL3_LO

9.5.4.6.15 VCELL2_HI/LO

VCELL2_HI

VCELL2_LO

9.5.4.6.16 VCELL1_HI/LO

VCELL1_HI

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 145

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1)

VCELL1_LO

9.5.4.6.17 BUSBAR_HI/LO

BUSBAR_HI

BUSBAR_LO

9.5.4.6.18 TSREF_HI/LO

TSREF_HI

TSREF_LO

RESULT[7:0] = The TSREF low-byte result from Main ADC

9.5.4.6.19 GPIO1_HI/LO

GPIO1_HI

GPIO1_LO

9.5.4.6.20 GPIO2_HI/LO

GPIO2_HI

GPIO2_LO

9.5.4.6.21 GPIO3_HI/LO

GPIO3_HI

GPIO3_LO

9.5.4.6.22 GPIO4_HI/LO

GPIO4_HI

GPIO4_LO

9.5.4.6.23 GPIO5_HI/LO

GPIO5_HI

GPIO5_LO

9.5.4.6.24 GPIO6_HI/LO

GPIO6_HI

Read Only **Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0** Name RESULT[7:0] Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 RESULT[7:0] = The ADC measurement high-byte result of the GPIO6. When host reads this register, the device locks the GPIO6 low-byte from updating until the high-byte and low-byte registers are read.

GPIO6_LO

9.5.4.6.25 GPIO7_HI/LO

GPIO7_HI

GPIO7_LO

9.5.4.6.26 GPIO8_HI/LO

GPIO8_HI

GPIO8_LO

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 149

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1)

9.5.4.6.27 DIETEMP1_HI/LO

DIETEMP1_HI

DIETEMP1_LO

9.5.4.6.28 DIETEMP2_HI/LO

DIETEMP2_HI

DIETEMP2_LO

9.5.4.6.29 AUX_CELL_HI/LO

AUX_CELL_HI

RESULT[7:0] = The ADC measurement result of the high-byte of the AUXCELL voltage in 2s complement. These *AUX_CELL_HI/LO* registers will only report AUXCELL voltage measurement if host configures *[AUX_CELL_SEL4:0]* to lock to a single AUXCELL channel.

When host reads this register, the device locks the AUXCELL voltage low-byte from updating until the high-byte and low-byte registers are read.

AUX_CELL_LO

9.5.4.6.30 AUX_GPIO_HI/LO

AUX_GPIO_HI

AUX_GPIO_LO

9.5.4.6.31 AUX_BAT_HI/LO

AUX_BAT_HI

AUX_BAT_LO

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1)

[SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

9.5.4.6.32 AUX_REFL_HI/LO

AUX_REFL_HI

AUX_REFL_LO

9.5.4.6.33 AUX_VBG2_HI/LO

AUX_VBG2_HI

AUX_VBG2_LO

9.5.4.6.34 AUX_AVAO_REF_HI/LO

AUX_AVAO_REF_HI

AUX_AVAO_REF_LO

9.5.4.6.35 AUX_AVDD_REF_HI/LO

AUX_AVDD_REF_HI

AUX_AVDD_REF_LO

9.5.4.6.36 AUX_OV_DAC_HI/LO

AUX_OV_DAC_HI

AUX_OV_DAC_LO

9.5.4.6.37 AUX_UV_DAC_HI/LO

AUX_UV_DAC_HI

AUX_UV_DAC_LO

9.5.4.6.38 AUX_OT_OTCB_DAC_HI/LO

AUX_OT_OTCB_DAC_HI

AUX_OT_OTCB_DAC_LO

9.5.4.6.39 AUX_UT_DAC_HI/LO

AUX_UT_DAC_HI

AUX_UT_DAC_LO

RESULT[7:0] = The low-byte result of the UT comparator DAC measurement from AUX ADC.

9.5.4.6.40 AUX_VCBDONE_DAC_HI/LO

AUX_VCBDONE_DAC_HI

AUX_VCBDONE_DAC_LO

9.5.4.6.41 AUX_VCM_HI/LO

AUX_VCM_HI

AUX_VCM_LO

9.5.4.6.42 REFOVDAC_HI/LO

REFOVDAC_HI

REFOVDAC_LO

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1)

9.5.4.6.43 DIAG_MAIN_HI/LO

DIAG_MAIN_HI

DIAG_MAIN_LO

9.5.4.6.44 DIAG_AUX_HI/LO

DIAG_AUX_HI

DIAG_AUX_LO

9.5.4.7 Balancing Configuration, Control and Status

9.5.4.7.1 CB_CELL16_CTRL through CB_CELL1_CTRL

TIME[4:0] = Sets the timer for cell* balancing. The selection is sampled whenever *[BAL_GO]* = 1 is set by the host MCU. $0x00 = 0$ s = stop balancing

9.5.4.7.2 VMB_DONE_THRESH

9.5.4.7.3 MB_TIMER_CTRL

9.5.4.7.4 VCB_DONE_THRESH

9.5.4.7.5 OTCB_THRESH

9.5.4.7.6 BAL_CTRL1

9.5.4.7.7 BAL_CTRL2

9.5.4.7.8 BAL_CTRL3

9.5.4.7.9 CB_COMPLETE1

9.5.4.7.10 CB_COMPLETE2

9.5.4.7.11 BAL_TIME

TIME[6:0] = Report the selected CB channel remaining balancing time If *[TIME_UNIT]* = 0. Time report in sec with 5sec step If *[TIME_UNIT]* = 1. Time report in min with 5min step

9.5.4.8 Protector Configuration and Control

9.5.4.8.1 OV_THRESH

9.5.4.8.2 UV_THRESH

9.5.4.8.3 UV_DISABLE1

9.5.4.8.4 UV_DISABLE2

9.5.4.8.5 OTUT_THRESH

9.5.4.8.6 OVUV_CTRL

9.5.4.8.7 OTUT_CTRL

9.5.4.9 GPIO Configuration

9.5.4.9.1 GPIO_CONF1

9.5.4.9.2 GPIO_CONF2

9.5.4.9.3 GPIO_CONF3

9.5.4.9.4 GPIO_CONF4

9.5.4.10 SPI Master

9.5.4.10.1 SPI_CONF

9.5.4.10.2 SPI_EXE

9.5.4.10.3 SPI_TX3, SPI_TX2, and SPI_TX1

9.5.4.10.4 SPI_RX3, SPI_RX2, and SPI_RX1

9.5.4.11 Diagnostic Control

9.5.4.11.1 DIAG_OTP_CTRL

9.5.4.11.2 DIAG_COMM_CTRL

FLIP_TR_CRC = Sends a purposely incorrect communication (during transmitting response) CRC by inverting all of the calculated CRC bits. 0 = Send CRC as calculated

1 = Send inverted CRC

9.5.4.11.3 DIAG_PWR_CTRL

9.5.4.11.4 DIAG_CBFET_CTRL1

9.5.4.11.5 DIAG_CBFET_CTRL2

9.5.4.11.6 DIAG_COMP_CTRL1

9.5.4.11.7 DIAG_COMP_CTRL2

9.5.4.11.8 DIAG_COMP_CTRL3

9.5.4.11.9 DIAG_COMP_CTRL4

9.5.4.11.10 DIAG_PROT_CTRL

[SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023

9.5.4.12 Fault Configuration and Reset

9.5.4.12.1 FAULT_MSK1

9.5.4.12.2 FAULT_MSK2

9.5.4.12.3 FAULT_RST1

9.5.4.12.4 FAULT_RST2

9.5.4.13 Fault Status

9.5.4.13.1 FAULT_SUMMARY

This register is the soft version of the NFAULT.

9.5.4.13.2 FAULT_COMM1

9.5.4.13.3 FAULT_COMM2

9.5.4.13.4 FAULT_COMM3

9.5.4.13.5 FAULT_OTP

9.5.4.13.6 FAULT_SYS

 $\overline{1}$

9.5.4.13.7 FAULT_PROT1

9.5.4.13.8 FAULT_PROT2

9.5.4.13.9 FAULT_OV1

9.5.4.13.10 FAULT_OV2

9.5.4.13.11 FAULT_UV1

9.5.4.13.12 FAULT_UV2

9.5.4.13.13 FAULT_OT

9.5.4.13.14 FAULT_UT

9.5.4.13.15 FAULT_COMP_GPIO

9.5.4.13.16 FAULT_COMP_VCCB1

9.5.4.13.17 FAULT_COMP_VCCB2

9.5.4.13.18 FAULT_COMP_VCOW1

9.5.4.13.19 FAULT_COMP_VCOW2

9.5.4.13.20 FAULT_COMP_CBOW1

9.5.4.13.21 FAULT_COMP_CBOW2

9.5.4.13.22 FAULT_COMP_CBFET1

178 [Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1) **Consulting Submit Document Feedback** Copyright © 2023 Texas Instruments Incorporated

9.5.4.13.23 FAULT_COMP_CBFET2

9.5.4.13.24 FAULT_COMP_MISC

9.5.4.13.25 FAULT_PWR1

9.5.4.13.26 FAULT_PWR2

9.5.4.13.27 FAULT_PWR3

9.5.4.14 Debug Control and Status

9.5.4.14.1 DEBUG_CTRL_UNLOCK

CODE[7:0] = Write the unlock code (0xA5) to this register to activate the setting in the *DEBUG_COMM_CTRL** register. Any other value than the unlock code will deactivate any effect in the *DEBUG_COMM_CTRL** setting and return to the normal settings of the device.

9.5.4.14.2 DEBUG_COMM_CTRL1

9.5.4.14.3 DEBUG_COMM_CTRL2

9.5.4.14.4 DEBUG_COMM_STAT

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 181

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

9.5.4.14.5 DEBUG_UART_RC

182 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9.5.4.14.6 DEBUG_UART_RR_TR

9.5.4.14.7 DEBUG_COMH_BIT

9.5.4.14.8 DEBUG_COMH_RC

9.5.4.14.9 DEBUG_COMH_RR_TR

184 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

 $\overline{1}$

9.5.4.14.10 DEBUG_COML_BIT

9.5.4.14.11 DEBUG_COML_RC

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

9.5.4.14.12 DEBUG_COML_RR_TR

186 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9.5.4.14.13 DEBUG_UART_DISCARD

9.5.4.14.14 DEBUG_COMH_DISCARD

9.5.4.14.15 DEBUG_COML_DISCARD

9.5.4.14.16 DEBUG_UART_VALID_HI/LO

DEBUG_UART_VALID_HI

DEBUG_UART_VALID_LO

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 187

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

9.5.4.14.17 DEBUG_COMH_VALID_HI/LO

DEBUG_COMH_VALID_HI

DEBUG_COMH_VALID_LO

9.5.4.14.18 DEBUG_COML_VALID_HI/LO

DEBUG_COML_VALID_HI

DEBUG_COML_VALID_LO

9.5.4.14.19 DEBUG_OTP_SEC_BLK

9.5.4.14.20 DEBUG_OTP_DED_BLK

9.5.4.15 OTP Programming Control and Status

9.5.4.15.1 OTP_PROG_UNLOCK1A through OTP_PROG_UNLOCK1D

9.5.4.15.2 OTP_PROG_UNLOCK2A through OTP_PROG_UNLOCK2D

9.5.4.15.3 OTP_PROG_CTRL

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 189

9.5.4.15.4 OTP_ECC_TEST

9.5.4.15.5 OTP_ECC_DATAIN1 through OTP_ECC_DATAIN9

9.5.4.15.6 OTP_ECC_DATAOUT1 through OTP_ECC_DATAOUT9

9.5.4.15.7 OTP_PROG_STAT

190 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

9.5.4.15.8 OTP_CUST1_STAT

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 191

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1)

9.5.4.15.9 OTP_CUST2_STAT

192 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The BQ7961x-Q1 device family provides high-accuracy, cell voltages and temperature measurements for 6 series to 16-series battery modules.

10.2 Typical Applications

10.2.1 Base Device Application Circuit

The following application circuit (see Figure 10-1) is based on the BQ79616-Q1 device connecting to a 16S module.

10.2.1.1 Design Requirements

Table 10-1 below shows the design parameters.

Table 10-1. Recommended Design Requirements

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 193

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Table 10-1. Recommended Design Requirements (continued)

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Cell Sensing and Balancing Inputs

Cell Connections

It is recommended to populate the battery cells from bottom channels (both VC and CB channels) and up, leaving upper channels as unused channels if cell module size is smaller than the maximum channel size of the BQ7961x-Q1 device. Unused channel(s) in BQ79616-Q1, BQ79614-Q1, and BQ79612-Q1 will be connected as shown in [Figure 10-2](#page-194-0). PCB Layout for open/NC pins should have minimum trace lengths and should not be connected to a wire or cable.

(a) Customized PCB for certain channels applications - Short unused pins to BAT Pin

(b) One PCB for all channels applications - For BQ79616: Configured for 16 VC and CB

(c) One PCB for all channels applications - For BQ79616: Configured for 15 VC and CB If floating the unused VC and CB pins, capacitors in black corresponding to CB pins need to be populated, but capacitors and resistors in grey corresponding to VC and CB pins need to be unpopulated

(d) One PCB for all channels applications - For BQ79612: Configured for 12 VC and CB If floating the unused VC and CB pins, capacitors in black corresponding to CB pins need
to be populated, but capacitors and resistors in grey corresponding to VC and CB pins need to be unpopulated

Figure 10-2. Unused VC and CB Channels

10.2.1.2.2 BAT and External NPN

To reduce the power rating needed for the external NPN (Q1), system designer can put power resistors on the NPN collector to create IR drop from the module voltage (VModule). Figure 10-3 shows the current paths to power the BQ7961x device.

Typical ISTARTUP current i.e. Inrush startup current when device enters from SHUTDOWN to ACTIVE is 20mA for TI recommended components. This current is sum of IBAT + ILDOIN, and is dependent on PCB board components and layout, so recommend user to characterize on their end.

Figure 10-3. Power Consumption Paths

To ensure there is sufficient headroom to maintain 6 V (typical) regulated voltage on LDOIN pin, system designer ensures VCollector has ≥ 8 V at any time with the assumption of about 2-V drop across the NPN.

Hence, maximum allowable R_{NPN} value = ((Min VModule) – (VCollector)) / (Max peak current)

Where:

Min VModule: based on module size and minimum cell voltage per application

VCollector: 8 V with the assumption of about 2-V drop across NPN

Max peak current: highest operation current, which is the active current with all functions turned on. Note that different communication isolation components (for example, capacitor isolation versus transformer, or the type of transformer) contribute different loading to the total power consumption.

Power the device separately from the to of the battery stack:

The device is designed to be powered by the battery stack. If there is a need to power the device from a separately source such as in Figure 10-4, the following relationship between the voltage on the BAT pin and the highest VC pin voltage (with respected to ground): BAT voltage $>=$ (0.5 $*$ highest VC voltage) + 2

For example, if the device is connected to a 14S module with max cell voltage of 4.2V/cell, the highest VC pin is VC14, and the highest VC14 voltage is $(4.2V * 14) = 58.8V$. If the BAT pin is powered separately, BAT voltage must be >= 31.4V.

Similarly, if BBP/N channel is connected above the highest cell stack, the BBP pin will has the highest voltage (with respected to ground) than the VC pins. In this scenario, VBAT >= [(VBBP-2.5) * 0.84] + 4.5.The requirement applies when BAT is power separately and it is to ensure proper operation of the internal level shifter. Fail to maintain the voltage relationship will increase the ADC measurement error on the VC and BB channels.

Figure 10-4. Separate Power Source to BAT

10.2.1.2.4 GPIO For Thermistor Inputs

When using external thermistor, for ADC measurement only, there is no limitation of what type of thermistors (NTC or PTC) or the bias resistor (R1) value or whether the thermistor is placed on high side or low side with respected to the bias resistor.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 197

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

However, when using with the integrated OTUT comparators, the programmable OT and UT threshold ranges are designed to work with a 103NTC (10 kΩ at 25°C) type of NTC thermistor, following the connection shown in Figure 10-5 with different options for the R1 and R2 resistors.

- Option 1: R_1 = 10 kΩ, and no R_2
- Option 2: R₁ = 10 kΩ, and R₂ = 100 kΩ for better linearity at cold temperature
- Option 3: R₁ = 3.6 kΩ, and R₂ = 15 kΩ. This base option can be used for NTC used for the OTCB feature assuming system designer allows the PCB temperature to be higher than the cell temperature during balancing. Because the device does not differentiate which NTC is used on the cells versus the PCB, NTC biasing with this option scales the NTC's hot temperature curve differently, allowing the threshold set for OT comparator to be triggered at a lower GPIO voltage. Thus, making the device to only trigger OTCB threshold on this NTC.

The device does not require external RC for temperature measurement. However, it is common for system designer to add an RC filter on the GPIO pin for the NTC circuit. System designer can select the RC values for the application need. Example: $R_{GPIO} = 1 kΩ$, $C_{GPIO} = 0.1 μF$ to 1 $μF$.

Unused GPIO must be grounded to AVSS with a 10-kΩ resistor.

Figure 10-5. NTC Connection

10.2.1.2.5 Internal Balancing Current

When internal cell balancing is used, the max balancing current the device can support (before going into thermal pause) can vary based on the ambient temperature.

10.2.1.2.6 UART, NFAULT

If device is used as a base device, the UART interface requires the TX and RX pins are pulled up through a 10-kΩ to 100-kΩ resistor. Do not leave TX and RX unconnected. The TX must be pulled high to prevent triggering an invalid communications frame during the idle state. When using a serial cable to connect to the host controller, connect the TX pull-up on the host side and the RX pull-up to the CVDD on the device side.

If device is used as a stack device, the TX pin is disabled by default and is left floating. RX pin is shorted to CVDD.

NFAULT pin for base device, if not used, must be left floating. Otherwise, pull it up with 100-kΩ to CVDD. NFAULT pin on stack device is floating.

10.2.1.2.7 Daisy Chain Isolation

The device works with multiple daisy chain isolation types: capacitor isolation, capacitor-choke isolation, and transformer isolation. For devices that are daisy-chained on the same PCB, capacitor isolation without ESD

diode as shown in Figure 10-6 is sufficient. Unused COMLP/H or COMHP/N pins must be connected with 1-kΩ termination resistor.

10.2.1.2.7.1 Devices Connected on the Same PCB

Components Required for Cap Coupled Daisy Chain on the same PCB

Figure 10-6. Capacitor Isolation with Devices on the Same PCB

10.2.1.2.7.2 Devices Connected on Different PCBs

For devices that are daisy-chained to different PCBs through a pair of twisted cables, all three isolation types can be used for daisy chain isolation, however it is not possible to use one type of isolation on one side of the daisy chain (for example, transformer isolation on COMLP/N to the Battery Management Unit) while using a different type of isolation for the other side of the daisy chain (for example, capacitor isolation on COMH/N to the Cell Module Unit).

Option 1: Capacitor Isolation

Table 10-3. Components for Capacitor Isolation on Different PCBs (continued)

Figure 10-7. Capacitor Isolation on Different PCB

Figure 10-7 shows the capacitor isolation circuit for devices connecting between PCBs. Similar to the capacitor isolation on the same PCB case, the capacitor must be rated with a high enough voltage to provide standoff margin in the event of a fault in the system that exposes the device to a local hazardous voltage. The voltage is determined by the application requirement but it is common to select 2x of the module voltage.

The capacitance on the daisy chain bus has a direct effect on performance. All parasitic capacitances from the support components and cabling must be taken into consideration when designing for communication robustness to EMC. Capacitance from the cables, ESD diodes, bypass capacitance, and chokes form a capacitive divider with the isolation capacitors that may affect performance. Additionally, the amount of capacitance on the bus has a direct impact to the operating current during communication (the capacitor charging or discharging).

Option 2: Capacitor Plus Common-Mode Choke Isolation

Figure 10-8. Capacitor Plus Choke Isolation

Longer cable lengths, or abnormally noisy applications may require the use of a common-mode choke filter. Capacitor plus choke isolation has better noise immunity than capacitor only. For these applications, use an automotive grade from 100 μH to 500 μH common-mode filter minimum for proper operation. To achieve the best performance in noisy environments, use dual common-mode filters (470 μH). The recommended impedance of the choke is at least 1 kΩ from 1 MHz to 100 MHz and above 300 Ω for higher frequencies.

Option 3: Transformer Isolation

Table 10-5. Components for Transformer Isolation

Figure 10-9. Transformer Isolation

Transformer isolation is supported and can be implemented as above. For example, transformer isolation can be used between the low-voltage and high-voltage boundary for galvanic isolation.

10.2.1.3 Application Curve

Figure 10-10. Response Frame for 8 Registers Read from Stack Devices

10.2.2 Daisy Device Application Circuit

The following application circuit (see [Figure 10-11\)](#page-202-0) is based on the BQ79616-Q1 device connecting to a 16S module.

10.2.2.1 Design Requirements

See [Section 10.2.1.1](#page-192-0) section for design requirements.

10.2.2.2 Detailed Design Procedure

See [Section 10.2.1.2](#page-193-0) section for detailed design procedure.

11 Power Supply Recommendations

The device is powered by BAT pin and the LDOIN pin, with which the LDOIN pin is regulated by the pregulation circuit form with an external NPN. The device can be powered by a battery module as low as 9 V (without OTP programming) on the BAT pin. However, system designer must scale the R_{NPN} resistor accordingly to ensure there is sufficient headroom to have 6 V on the LDOIN pin after the IR drop across R_{NPN} and the external NPN. Example, if BAT voltage is at 9 V, the R_{NPN} reduces to 10 Ω to allow sufficient voltage at the LDOIN pin.

Figure 11-1. Device Powering Path

Multiple cell modules can be connected to the same device through the bus bar support of the BQ7961x-Q1 family. The same power will be drawn from each of the cell modules.

Main current path to power the device

12 Layout

The layout for this device must be designed carefully. Any design outside these guidelines can affect the ADC accuracy and EMI performance. Care must be taken in the layout of signals to and from the device to avoid coupling noise onto sensitive inputs. The layout of ground and power connections, as well as communication signals, should also be made carefully.

12.1 Layout Guidelines

12.1.1 Ground Planes

It is very important to establish a clean grounding scheme to ensure best performance of the device. There are three ground pins (AVSS, DVSS, CVSS) for the device's internal power supplies and one ground reference (REFHM) for the precision reference. There are noisy grounds and quiet grounds that must be separated in the layout initially and re-joined together in a lower PCB layer. The external components (for example, bypass capacitors) must be tied to the proper grounding group if possible to keep the separation of noisy and quiet grounds apart.

- AVSS ground:
	- Bypass capacitor for these pins: BAT, VC0, CB0, and AVDD.
	- Package power pad.
- DVSS ground:
	- Bypass capacitor for DVDD.
	- GPIO filter capacitor (if used). It can also connect to AVSS ground plane, if needed.
- CVSS ground:
	- Bypass capacitor for GPIOs, CVDD, TSREF, NEG5V, LDOIN, COMHP/N, and COMLP/N.
- REFHM ground:
	- Bypass capacitor for REFHP.
	- If possible, separate out REFHM from AVSS on the signal connection layer and re-connect REFHM to AVSS ground plane in the lower layer.

Even on a PCB layer that is mainly for signal routing, it is good practice to pour have a small island of ground pour if possible to provide a low-impedance ground, rather than simply a via through the ground trace to an lower ground plane.

Connect REFHM to AVSS

Figure 12-1. Grounding Layout Consideration

If multiple devices are placed on the same PCB, each device must have its own ground plane with proper layout clearance.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* 207

12.1.2 Bypass Capacitors for Power Supplies and Reference

The bypass capacitors of the following pins must be placed as close to the device pins as possible to ensure proper performance, especially for the REFHP capacitor.

• REFHP, BAT, LDOIN, AVDD, DVDD, CVDD, TSREF, and NEG5V

12.1.3 Cell Voltage Sensing

Cell voltage sensing traces (VC pins and CB pins) must be placed in parallel with impedance matching. The balancing traces (CB pins) must be sized properly to carry the maximum balancing current and proper thermal performance for the application.

It is recommended to use separate cables, connect tabs, and PCB traces for the BAT pin and top VC pin connections. Same applies to AVSS and VC0 connections. This avoids the device current impact on the top and bottom cell voltage measurements.

If the same cable and connector tab is used for BAT/top VC pins connection and AVSS/VC0 pins connection, the PCB trace going to BAT/top VC pins and AVSS/VC0 pins must be separated at the connector tabs. Note the device current will still go through the cell to the PCB cable, which may introduce IR errors across the cable connection to the top and bottom cell measurements.

12.1.4 Daisy Chain Communication

It is important to have proper layout on the COMHP/N and COMLP/N circuits in order to have the best robust daisy chain communication.

- Keep differential traces as short as possible and as straight as possible. Minimize turns and avoid any looping on the traces.
- Keep the differential traces on the same layers. Run the trace in parallel with shielding and matching trace impedance.
- Place the isolation components close to the connectors.
- When using capacitive isolation, place the high-voltage capacitor of the COMxP/N pair (where $x = H$ or L) close to each other along the parallel traces.
- Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.

Figure 12-3. Daisy Chain Layout Consideration

12.2 Layout Example

This section presents the BQ79616-Q1 Evaluation Module (EVM) design as a layout example.

[BQ79616-Q1,](https://www.ti.com/product/BQ79616-Q1) [BQ79616H-Q1,](https://www.ti.com/product/BQ79616H-Q1) [BQ79614-Q1](https://www.ti.com/product/BQ79614-Q1), [BQ79612-Q1](https://www.ti.com/product/BQ79612-Q1) [SLUSE81E](https://www.ti.com/lit/pdf/SLUSE81) – AUGUST 2020 – REVISED NOVEMBER 2023 **www.ti.com**

Figure 12-4. Top Signal Layer

210 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSE81E&partnum=BQ79616-Q1)* Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: *[BQ79616-Q1](https://www.ti.com/product/bq79616-q1?qgpn=bq79616-q1) [BQ79616H-Q1](https://www.ti.com/product/bq79616h-q1?qgpn=bq79616h-q1) [BQ79614-Q1](https://www.ti.com/product/bq79614-q1?qgpn=bq79614-q1) [BQ79612-Q1](https://www.ti.com/product/bq79612-q1?qgpn=bq79612-q1)*

Daisy chain circuit components: Keepout area with no other traces or ground plans

Figure 12-5. Second Layer with Solid, Separate Ground Planes

Figure 12-6. ThIrd Layer with Single Ground Plane

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Nov-2023

*All dimensions are nominal

10 x 10, 0.5 mm pitch QUAD FLATPACK

GENERIC PACKAGE VIEW

PAP 64 HTQFP - 1.2 mm max height

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated