## CD4066B CMOS Quad Bilateral Switch

## 1 Features

- 15 V digital or $\pm 7.5 \mathrm{~V}$ peak-to-peak switching
- $125 \Omega$ typical on-state resistance for 15 V operation
- Switch on-state resistance matched to within $5 \Omega$ over 15 V signal-input range
- On-state resistance flat over full peak-to-peak signal range
- High on or off output-voltage ratio:

80 dB typical at $\mathrm{f}_{\text {is }}=10 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$

- High degree of linearity: $<0.5 \%$ distortion typical at $\mathrm{f}_{\text {is }}=1 \mathrm{kHz}, \mathrm{V}_{\text {is }}=5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ $V_{D D}-V_{S S} \geq 10 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$
- Extremely low off-state switch leakage, resulting in very low offset current and high effective off-state resistance: 10 pA typical at $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$
- Extremely high control input impedance (control circuit isolated from signal circuit):
$10^{12} \Omega$ typical
- Low crosstalk between switches: -50 dB typical at $f_{\text {is }}=8 \mathrm{MHz}, R_{\mathrm{L}}=1 \mathrm{k} \Omega$
- Matched control-input to signal-output capacitance: reduces output signal transients
- Frequency response, switch On $=40 \mathrm{MHz}$ typical
- $100 \%$ tested for quiescent current at 20 V
- $5 \mathrm{~V}, 10 \mathrm{~V}$, and 15 V parametric ratings


## 2 Applications

- Analog signal switching and multiplexing: signal gating, modulators, squelch controls, demodulators, choppers, commutating switches
- Digital signal switching and multiplexing
- Analog-to-digital and digital-to-analog conversions
- Digital control of frequency, impedance, phase, and analog-signal gain
- Building automation


## 3 Description

The CD4066B device is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B device, but exhibits a much lower onstate resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.

The CD4066B device consists of four bilateral switches, each with independent controls. Wide operating supply of 3 V to 18 V allows for use in a broad array of applications. The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B device is recommended.

Package Information

| PART NUMBER | PACKAGE $^{(1)}$ | PACKAGE SIZE ${ }^{(2)}$ |
| :--- | :--- | :--- |
| CD4066B | N (PDIP, 14) | $19.3 \mathrm{~mm} \times 9.4 \mathrm{~mm}$ |
|  | D (SOIC, 14) | $8.65 \mathrm{~mm} \times 6 \mathrm{~mm}$ |
|  | NS (SOP, 14) | $10.2 \mathrm{~mm} \times 7.8 \mathrm{~mm}$ |
|  | PW (TSSOP, 14) | $5 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ |

(1) For more information, see Section 11
(2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable.


Bidirectional Signal Transmission Through Digital Control Logic
TEXAS INSTRUMENTS

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Pin Configuration and Functions ..... 2
5 Specifications ..... 3
5.1 Absolute Maximum Ratings ..... 3
5.2 ESD Ratings ..... 3
5.3 Recommended Operating Conditions. ..... 3
5.4 Thermal Information ..... 4
5.5 Electrical Characteristics ..... 4
5.6 Switching Characteristics .....  7
5.7 Typical Characteristics ..... 8
6 Parameter Measurement Information ..... 9
7 Detailed Description ..... 13
7.1 Overview ..... 13
7.2 Functional Block Diagram. ..... 13
7.3 Feature Description ..... 13
7.4 Device Functional Modes. ..... 14
8 Application and Implementation. ..... 15
8.1 Application Information ..... 15
8.2 Typical Application. ..... 15
8.3 Power Supply Recommendations. ..... 16
8.4 Layout ..... 16
9 Device and Documentation Support ..... 17
9.1 Receiving Notification of Documentation Updates ..... 17
9.2 Support Resources ..... 17
9.3 Trademarks ..... 17
9.4 Electrostatic Discharge Caution. ..... 17
9.5 Glossary. ..... 17
10 Revision History ..... 17
11 Mechanical, Packaging, and Orderable Information ..... 17

## 4 Pin Configuration and Functions

| SIG A IN/OUT [ | $1 \cup_{14}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
| SIG A OUT/IN | 213 | CONTROLA |
| SIG B OUT/IN | 312 | CONTROL D |
| SIG B IN/OUT | 411 | SIG D IN/OUT |
| CONTROL B | 510 | SIG D OUT/IN |
| CONTROL C | $6 \quad 9$ | SIG C OUT/IN |
| $V_{S S}$ | $7 \quad 8$ | SIG C IN/OUT |

Figure 4-1. N, J, D, NS, or PW Packages 14-Pin PDIP, CDIP, SOIC, SOP, or TSSOP (Top View)
Table 4-1. Pin Functions

| PIN |  | TYPE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| SIG A IN/OUT | 1 | 1/O | Input/Output for Switch A |
| SIG A OUT/IN | 2 | I/O | Output/Input for Switch A |
| SIG B OUT/IN | 3 | I/O | Output/Input for Switch B |
| SIG B IN/OUT | 4 | 1/O | Input/Output for Switch B |
| CONTROL B | 5 | I | Control pin for Switch B |
| CONTROL C | 6 | 1 | Control pin for Switch C |
| $\mathrm{V}_{\text {SS }}$ | 7 | - | Low Voltage Power Pin |
| SIG C IN/OUT | 8 | 1/0 | Input/Output for Switch C |
| SIG C OUT/IN | 9 | 1/0 | Output/Input for Switch C |
| SIG D OUT/IN | 10 | 1/0 | Output/Input for Switch D |
| SIG D IN/OUT | 11 | 1/0 | Input/Output for Switch D |
| CONTROL D | 12 | 1 | Control Pin for D |
| CONTROL A | 13 | 1 | Control Pin for A |
| $V_{\text {D }}$ | 14 | - | Power Pin |

(1) I $=$ input, $O=$ output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}{ }^{(2)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}-V_{S S}$ | Supply voltage |  | 20 | V |
| $\mathrm{V}_{\mathrm{DD}}$ |  | -0.5 | 20 | V |
| $\mathrm{V}_{\text {SS }}$ |  | -20 | 0.5 | V |
| $\mathrm{I}_{\text {SEL }}$ or $\mathrm{I}_{\text {EN }}$ | Logic control input pin current (EN, Ax, SELx) | -30 | 30 | mA |
| $V_{S}$ or $V_{D}$ | Source or drain voltage (Sx, D) | $\mathrm{V}_{\mathrm{Ss}}-0.5$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {S }}$ or $\mathrm{I}_{\mathrm{D}}$ (CONT) | Source or drain continuous current (Sx, D) | -20 | 20 | mA |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, unless otherwise specified.

### 5.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(ESD) }}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ | $\pm 500$ | V |
|  |  | Charged device model (CDM), per JEDEC specification JESD22C101, all pins ${ }^{(2)}$ | $\pm 1500$ |  |

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}-V_{S S}{ }^{(1)}$ | Power supply voltage differential | 3 | 18 | V |
| $V_{D D}$ | Positive power supply voltage | 3 | 18 | V |
| $\mathrm{V}_{S}$ or $\mathrm{V}_{\mathrm{D}}$ | Signal path input/output voltage (source or drain pin) (Sx, D) | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {SEL }}$ or $\mathrm{V}_{\text {EN }}$ | Address or enable pin voltage | 0 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {S }}$ or $\mathrm{I}_{\text {( }}$ (CONT) | Source or drain continuous current (Sx, D) | -10 | 10 | mA |
| $\mathrm{T}_{\text {A }}$ | Ambient temperature | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

(1) $\quad V_{D D}$ and $V_{S S}$ can be any value as long as $3 V \leq\left(V_{D D}-V_{S S}\right) \leq 24 \mathrm{~V}$, and the minimum $V_{D D}$ is met.

CD4066B
www.ti.com

### 5.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | CD406x |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | N (PDIP) | D (SOIC) | NS (SO) | PW (TSSOP) |  |
|  |  | 14 PINS | 14 PINS | 14 PINS | 14 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 93.7 | 109.7 | 112.4 | 101.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 72.5 | 69.4 | 70.4 | 44.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 68.0 | 67.9 | 76.4 | 68.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 50.3 | 25.8 | 28.9 | 3.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 67.3 | 67.1 | 75.4 | 67.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 5.5 Electrical Characteristics

Over operating free-air temperature range, $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=100 \Omega$, (unless otherwise noted) ${ }^{(1)}$

| PARAMETER |  |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIGNAL INPUTS (VIS) AND OUTPUTS (V) |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Switch output voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{is}}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{\text {is }}=5 \mathrm{~V} \end{aligned}$ |  | 4.6 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{is}}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 0.5 | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} \\ & \mathrm{~V}_{\text {is }}=10 \mathrm{~V} \end{aligned}$ |  | 9.5 |  |  | V |
|  |  |  | $\begin{aligned} & V_{D D}=15 \mathrm{~V} \\ & V_{\text {is }}=0 \mathrm{~V} \end{aligned}$ |  |  |  | 1.5 | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{is}}=15 \mathrm{~V} \end{aligned}$ |  | 13.5 |  |  | V |
| $\begin{aligned} & \Delta \\ & \mathrm{R}_{\mathrm{ON}} \end{aligned}$ | On-state resistance difference between any two switches |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{C}}= \\ & \mathrm{VDD} \end{aligned}$ | $V_{D D}=5 \mathrm{~V}$ |  | 15 |  | $\Omega$ |
|  | On-state resistance difference between any two switches | On-state resistance difference between any two switches |  | $V_{D D}=10 \mathrm{~V}$ |  | 10 |  |  |
|  | On-state resistance difference between any two switches | On-state resistance difference between any two switches |  | $V_{D D}=15 \mathrm{~V}$ |  | 5 |  |  |
| $\mathrm{V}_{\text {IHC }}$ | Control input, high voltage |  | See Figure 7 | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3.5 |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 7 |  |  | V |  |
|  |  |  | $V_{D D}=15 \mathrm{~V}$ | 11 |  |  | V |  |
|  | Maximum control input repetition rate |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}= \\ & 50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{C}}=10 \mathrm{~V}(\mathrm{square} \\ & \text { wave centered on } \\ & 5 \mathrm{~V}), \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \\ & \mathrm{~V}_{\mathrm{OS}}=1 / 2 \mathrm{~V}_{\text {os }} \text { at } \\ & 1 \mathrm{kHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 6 |  | MHz |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  |  | 9 |  |  |  |
|  |  |  | $V_{D D}=15 \mathrm{~V}$ |  |  | 9.5 |  |  |  |

### 5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=100 \Omega$, (unless otherwise noted) ${ }^{(1)}$


CD4066B
www.ti.com
SCHS051I - NOVEMBER 1998 - REVISED MAY 2024

### 5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $R_{L}=100 \Omega$, (unless otherwise noted) ${ }^{(1)}$

|  | PARAMETER | TEST CONDITIONS |  |  | MIN TYP MAX | UNI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Quiescent Device Current All switches OFF | $\begin{aligned} & \mathrm{V}_{\text {is }}=0 \text { to } 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 5 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $4 \quad 6$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 7 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 7.5 |  |
|  |  | $\begin{aligned} & V_{\text {is }}=0 \text { to } 10 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 6 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 6 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $5 \quad 7$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 8 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 9 |  |
|  |  | $\begin{aligned} & V_{\text {is }}=0 \text { to } 15 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 7 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 7.5 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 5.58 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 9 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 10 |  |
|  |  | $\begin{aligned} & V_{\text {is }}=0 \text { to } 20 \mathrm{~V} \\ & V_{D D}=20 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 8.5 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 8.5 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $6.5 \quad 9$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 10 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 11 |  |
| ron | ON Resistance $\mathrm{r}_{\text {ON }} \mathrm{Max}$ | $\begin{aligned} & \text { to } \\ & \left(V_{D D}+V_{S S}\right) / 2, V_{C} \\ & =V_{D D}, R_{L}=10 \mathrm{k} \Omega \\ & \text { returned } V_{\text {is }}=V_{S S} \\ & \text { to } V_{D D} \end{aligned}$ | $V_{\text {DD }}=5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 800 | $\Omega$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | 850 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4701050 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 1200 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 1300 |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 310 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | 330 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 180400 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 500 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 500 |  |
|  |  |  | $V_{D D}=15 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 200 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | 210 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $125 \quad 240$ |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 300 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 320 |  |

### 5.5 Electrical Characteristics (continued)

Over operating free-air temperature range, $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}$, and $R_{L}=100 \Omega$, (unless otherwise noted) ${ }^{(1)}$

| PARAMETER |  |  | TEST CONDITIONS |  |  | MIN | TYP | MAX | UNI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VILC | Control input, low voltage (max) |  | $\begin{aligned} & \\| l_{\text {is }} \mid<10 \mu \mathrm{~A}, \mathrm{~V}_{\text {is }}= \\ & \mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{OS}}=\mathrm{V}_{\mathrm{DD}}, \\ & \text { and } \mathrm{V}_{\mathrm{is}}=\mathrm{V}_{\mathrm{DD}}, \\ & \mathrm{~V}_{\mathrm{OS}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ | $V_{D D}=5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 1 |  | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  | 1 |  |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $V_{D D}=15 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 1 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 1 |  |  |
| ${ }_{1}$ | Input current (max) |  |  | $\begin{aligned} & V_{\text {is }} \leq V_{D D}, V_{D D}- \\ & V_{S S}=18 V, V_{C C} \leq \\ & V_{D D}-V_{S S} V_{D D}= \\ & 18 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  | -0.8 |  | 0.8 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | -0.8 |  | 0.8 |  |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -0.7 | $\pm 0.2$ | 0.7 |  |  |
|  | Input current (max) | Input current (max) |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | -0.6 |  | 0.6 |  |
|  | Input current (max) | Input current (max) |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | -0.55 |  | 0.55 |  |

(1) Peak-to-Peak voltage symmetrical about $\left(V_{D D}-V_{E E}\right) / 2$.

### 5.6 Switching Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | FROM | TO | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Signal input | Signal output | $\begin{aligned} & V_{I_{N}}=V_{D D}, t_{r}, t_{f}=20 \mathrm{~ns}, \\ & C_{L}=50 \mathrm{pF}, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ | 5 V |  | 20 | 40 | ns |
|  |  |  |  | 10 V |  | 10 | 20 |  |
|  |  |  |  | 15 V |  | 7 | 15 |  |
| $\mathrm{t}_{\mathrm{plh}}$ | Signal input | Signal output | $\begin{aligned} & V_{I N}=V_{D D}, t_{r}, t_{f}=20 \mathrm{~ns}, \\ & C_{L}=50 \mathrm{pF}, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ | 5 V |  | 35 | 70 | ns |
|  |  |  |  | 10 V |  | 20 | 40 |  |
|  |  |  |  | 15 V |  | 15 | 30 |  |
| $\mathrm{t}_{\mathrm{ph}}$ | Signal input | Signal output | $\begin{aligned} & V_{I_{N}}=V_{D D}, t_{r}, t_{f}=20 \mathrm{~ns}, \\ & C_{L}=50 \mathrm{pF}, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ | 5 V |  | 35 | 70 | ns |
|  |  |  |  | 10 V |  | 20 | 40 |  |
|  |  |  |  | 15 V |  | 15 | 30 |  |

CD4066B

### 5.7 Typical Characteristics



92CS-30919
Figure 5-1. Typical ON Characteristics for 1 of 4 Channels


Figure 5-2. Power Dissipation per Package vs Switching Frequency

## 6 Parameter Measurement Information



Figure 6-1. Determination of $r_{\text {on }}$ as a Test Condition for Control-Input High-Voltage ( $\mathbf{V}_{\mathbf{I H C}}$ ) Specification


Figure 6-2. Channel On-State Resistance Measurement Circuit


92CS-30921
Measured on Boonton capacitance bridge, model 75a (1 MHz); test-fixture capacitance nulled out.

Figure 6-3. Typical On Characteristics for One of Four Channels


92CS-30922
All unused terminals are connected to $\mathrm{V}_{\mathrm{SS}}$.
Figure 6-4. Off-Switch Input or Output Leakage


92CS-30923
All unused terminals are connected to $\mathrm{V}_{\mathrm{SS}}$.
Figure 6-5. Propagation Delay Time Signal Input ( $\mathbf{V}_{\text {is }}$ ) to Signal Output ( $\mathbf{V}_{\text {os }}$ )


92CS-30924
All unused terminals are connected to $\mathrm{V}_{\text {SS }}$.
Figure 6-6. Crosstalk-Control Input to Signal Output


Copyright © 2016, Texas Instruments Incorporated
All unused pins are connected to $\mathrm{V}_{\mathrm{Ss}}$.
Delay is measured at $\mathrm{V}_{\text {os }}$ level of $+10 \%$ from ground (turn-on) or on-state output level (turn-off).
Figure 6-7. Propagation Delay, $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ Control-Signal Output


Copyright © 2016, Texas Instruments Incorporated
All unused pins are connected to $\mathrm{V}_{\mathrm{SS}}$.
Figure 6-8. Maximum Allowable Control-Input Repetition Rate


Measure inputs sequentially to both $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$. Connect all unused inputs to either $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$. Measure control inputs only.
Figure 6-9. Input Leakage-Current Test Circuit


Figure 6-10. Four-Channel PAM Multiplex System Diagram

## 7 Detailed Description

### 7.1 Overview

CD4066B has four independent digitally controlled analog switches with a bias voltage of $\mathrm{V}_{\mathrm{SS}}$ to allow for different voltage levels to be used for low output. Both the $p$ and $n$ devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 7-1, the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to $\mathrm{V}_{\mathrm{SS}}$ (when the switch is off). Thus, when the control of the device is low, the output of the switch goes to $V_{S S}$ and when the control is high the output of the device goes to $V_{D D}$.

### 7.2 Functional Block Diagram


A. All control inputs are protected by the CMOS protection network.
B. All p substrates are connected to $V_{D D}$.
C. Normal operation control-line biasing: switch on (logic 1 ), $\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{DD}}$; switch off (logic 0 ), $\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{Ss}}$.
D. Signal-level range: $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{is}} \leq \mathrm{V}_{\mathrm{DD}}$.

Figure 7-1. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry

### 7.3 Feature Description

Each switch has different control pins, which allows for more options for the outputs. Bias Voltage allows the device to output a voltage other than 0 V when the device control is low. The CD4066B has a large absolute maximum voltage for $\mathrm{V}_{\mathrm{DD}}$ of 20 V .

CD4066B

### 7.4 Device Functional Modes

Table 7-1 lists the functions of this device.
Table 7-1. Function Table

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| SIG IN/OUT | CONTROL | SIG OUT/IN |
| H | H | H |
| L | H | L |
| X | L | $\mathrm{Hi}-\mathrm{Z}$ |

## 8 Application and Implementation


#### Abstract

Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


### 8.1 Application Information

In applications that employ separate power sources to drive $\mathrm{V}_{\mathrm{DD}}$ and the signal inputs, the $\mathrm{V}_{\mathrm{DD}}$ current capability should exceed $V_{D D} / R_{L}$ ( $R_{L}=$ effective external load of the four CD4066B device bilateral switches). This provision avoids any permanent current flow or clamp action on the $V_{D D}$ supply when power is applied or removed from the CD4066B device.

In certain applications, the external load-resistor current can include both $\mathrm{V}_{\mathrm{DD}}$ and signal-line components. To avoid drawing $V_{D D}$ current when switch current flows into pins $1,4,8$, or 11 , the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from $r_{\text {on }}$ values shown).
No $V_{D D}$ current flows through $R_{L}$ if the switch current flows into pins $2,3,9$, or 10.

### 8.2 Typical Application



92CS-30927
Figure 8-1. Bidirectional Signal Transmission Through Digital Control Logic

### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

### 8.2.2 Detailed Design Procedure

1. Recommended input conditions:

- For rise time and fall time specifications, see $\Delta t / \Delta v$ in Recommended Operating Conditions.
- For specified high and low levels, see $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ in Recommended Operating Conditions.

2. Recommended output conditions:

- Load currents should not exceed $\pm 10 \mathrm{~mA}$.


### 8.2.3 Application Curve



Figure 8-2. Power Dissipation vs. Switching Frequency

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in Recommended Operating Conditions.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1 \mu \mathrm{~F}$ is recommended; if there are multiple VCC pins, then $0.01 \mu \mathrm{~F}$ or $0.022 \mu \mathrm{~F}$ is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A $0.1 \mu \mathrm{~F}$ and a $1 \mu \mathrm{~F}$ are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 8.4 Layout

### 8.4.1 Layout Guidelines

When using multiple bit logic devices inputs must never float.
In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input and gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or VCC, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted. This does not disable the input section of the I/Os, so they cannot float when disabled.

### 8.4.2 Layout Example



Figure 8-3. Diagram for Unused Inputs

## 9 Device and Documentation Support

### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute Tl specifications and do not necessarily reflect Tl's views; see TI's Terms of Use.

### 9.3 Trademarks

TI E2E ${ }^{\text {TM }}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 9.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision H (January 2020) to Revision I (May 2024) <br> Page

- Changed Package Information table to include package leads.......................................................................... 1
- Changed the numbering format for tables, figures, and cross-references throughout the document................. 1
- Deleted the J (CDIP, 14) package from the data sheet...................................................................................... 1
- Changed max and typ IDD for lower supply voltages.......................................................................................... 4
- Changed VIL from 2V to 1V acorss supply....................................................................................................... 4

> Changes from Revision G (June 2017) to Revision H (January 2020) Page

- Added Junction Temperature details to the Absolute Maximum Ratings table.................................................... 3


## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TExas
PACKAGE OPTION ADDENDUM
INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4066BE | ACTIVE | PDIP | N | 14 | 25 | RoHS \& Green | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4066BE | Samples |
| CD4066BEE4 | ACTIVE | PDIP | N | 14 | 25 | RoHS \& Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD4066BE | Samples |
| CD4066BF | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS \& Green | SNPB | N/ A for Pkg Type | -55 to 125 | CD4066BF | Samples |
| CD4066BF3A | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | CD4066BF3A | Samples |
| CD4066BM96 | ACTIVE | SOIC | D | 14 | 2500 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -55 to 125 | CD4066BM | Samples |
| CD4066BNSR | ACTIVE | SO | NS | 14 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4066B | Samples |
| CD4066BPWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -55 to 125 | CM066B | Samples |
| JM38510/05852BCA | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS \& Green | SNPB | N/A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { JM38510/ } \\ & \text { 05852BCA } \end{aligned}$ | Samples |
| M38510/05852BCA | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { JM38510/ } \\ & \text { 05852BCA } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF CD4066B, CD4066B-MIL :

- Catalog : CD4066B
- Automotive : CD4066B-Q1, CD4066B-Q1
- Military : CD4066B-MIL

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive- Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

- Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4066BM96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4066BM96G4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4066BM96G4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4066BMT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4066BNSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| CD4066BPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4066BPWRG4 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4066BM96 | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 |
| CD4066BM96G4 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| CD4066BM96G4 | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 |
| CD4066BMT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| CD4066BNSR | SO | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| CD4066BPWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| CD4066BPWRG4 | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | $\mathbf{L}(\mathbf{m m})$ | $\mathbf{W}(\mathbf{m m})$ | $\mathbf{T}(\boldsymbol{\mu m})$ | $\mathbf{B}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD4066BE | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4066BE | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4066BE | N | PDIP | 14 | 25 | 506.1 | 9 | 600 | 5.4 |
| CD4066BEE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4066BEE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4066BEE4 | N | PDIP | 14 | 25 | 506.1 | 9 | 600 | 5.4 |
| CD4066BM | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| CD4066BNS | NS | SOP | 14 | 50 | 530 | 10.5 | 4000 | 4.1 |
| CD4066BPW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| CD4066BPWG4 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |

## GENERIC PACKAGE VIEW



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


## NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

D (R-PDSO-G14)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AB.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

NS (R-PDSO-G**)
14-PINS SHOWN


| AIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

