

# CDx4AC299, CD74AC323, CDx4ACT299 8-Lnput Universal Shift/Storage Register with Common Parallel I/O Pins

#### 1 Features

#### **Type Features**

- **Buffered** inputs
- Typical propagation delay:

6ns @ 
$$V_{CC} = 5V$$
,  $T_A = 25$ °C,  $C_L = 50pF$ 

### **Family Features**

- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST\*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- ± 24mA output drive current
  - Fanout to 15 FAST\* ICs
  - Drives 50ohm transmission lines


### 2 Description

The RCA CDx4AC299 and CD74AC323 and the CDx4ACT299 are 3-state, 8-input universal shift/ storage registers with common parallel I/O pins.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
CDx4AC(T)299/ CD74AC323	DW (SOIC, 20)	12.80mm × 10.3mm	12.80mm × 7.50mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.



## **Table of Contents**

1 Features1	6.2 Functional Block Diagram	9
2 Description1	6.3 Device Functional Modes	10
3 Pin Configuration and Functions3	7 Application and Implementation	11
4 Specifications4	7.1 Power Supply Recommendations	11
4.1 Absolute Maximum Ratings4	7.2 Layout	. 11
4.2 ESD Ratings4	8 Device and Documentation Support	13
4.3 Recommended Operating Conditions:4	8.1 Documentation Support (Analog)	13
4.4 Thermal Information4	8.2 Receiving Notification of Documentation Updates	13
4.5 Static Electrical Characteristics, AC Series5	8.3 Support Resources	13
4.6 Static Electrical Characteristics, ACT Series6	8.4 Trademarks	13
4.7 Switching Characteristics, AC Series7	8.5 Electrostatic Discharge Caution	13
4.8 Switching Characteristics, ACT Series7	8.6 Glossary	13
5 Parameter Measurement Information8	9 Revision History	13
6 Detailed Description9	10 Mechanical, Packaging, and Orderable	
6.1 Overview9	Information	. 14



# 3 Pin Configuration and Functions




Figure 3-1. Terminal Assignment

#### **Pin Functions**

PIN		TYPE <sup>1</sup>	DESCRIPTION					
NO.	NAME	ITPE	DESCRIPTION					
1	so	I	Mode select 0					
2	!OE1	I	Output enable, active low					
3	!OE2	I	Output enable, active low					
4	I/O6	0	Parallel data input/output					
5	1/04	0	Parallel data input/output					
6	I/O2	0	Parallel data input/output					
7	I/O0	0	Parallel data input/output					
8	Q0	0	Serial output					
9	!MR	I	Master reset, active low					
10	GND	-	Ground					
11	DSO	I	Serial data input					
12	СР	I	Clock, rising edge triggered					
13	I/O1	0	Parallel data input/output					
14	I/O3	0	Parallel data input/output					
15	I/O5	0	Parallel data input/output					
16	1/07	0	Parallel data input/output					
17	Q7	0	Serial output					
18	DS7	I	Serial data input					
19	S1	I	Mode select					
20	V <sub>CC</sub>	-	Supply					

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

## 4 Specifications

## 4.1 Absolute Maximum Ratings

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input diode current	$(V_1 < -0.5 \text{ V or } V_1 > V_{CC} \pm 0.5 \text{ V})$		±20	mA
I <sub>OK</sub>	Output diode current	$(V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V})$		±50	mA
Io	Output source or sink current per output pin	$(V_O > -0.5 \text{ V or } V_O < V_{CC} + 0.5 \text{ V})$		±50	mA
	V <sub>CC</sub> or ground current, I <sub>CC</sub> or I <sub>GND</sub>			±100	mA (1)
T <sub>A</sub>	Operating-temperature range		-55	+125	°C
T <sub>stg</sub>	Storage temperature		-65	+150	°C

<sup>(1)</sup> For up to 4 outputs per device; add ± 25 mA for each additional output.

## 4.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

		MIN	MAX	UNIT
	Supply-Voltage :			
\ (1)	(For T <sub>A</sub> = Full Package-Temperature Range)			
V <sub>CC</sub> <sup>(1)</sup>	AC Types	1.5	5.5	V
	ACT Types	4.5	5.5	V
$V_I, V_O$	Input or Output voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-55	+125	°C
	Input Rise and Fall Slew Rate			
dt/dv	at 1.5 V to 3 V (AC Types)	0	50	ns/V
di/dv	at 3.6 V to 5.5 V (AC Types)	0	20	ns/V
	at 4.5 V to 5.5 V (ACT Types)	0	10	ns/V

<sup>(1)</sup> Unless otherwise specified, all voltages are referenced to ground.

### 4.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	CDx4AC(T)299/ CD74AC323 DW (SOIC, 20) 20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 4.5 Static Electrical Characteristics, AC Series

		TEST COL	IDITIONS		Δ	MBIEN	T TEMPER	ATURE	(T <sub>A</sub> ) - °C		
	CHARACTERISTICS	TEST CON	SMOILIGI	V <sub>CC</sub> (V)	+25	,	-40 to-	+85	-55 to +	125	UNIT
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
				1.5	1.2	_	1.2	_	1.2	_	
V <sub>IH</sub>	High-Level Input Voltage			3	2.1	_	2.1	_	2.1	_	V
				5.5	3.85	_	3.85	_	3.85	_	
				15	_	0.3	_	0.3	_	0.3	
V <sub>IL</sub>	Low-Level Input Voltage			3	_	0.9	_	0.9	_	0.9	V
	vollage			5.5	_	1.65	_	1.65	_	1.65	
			-0.05	1.5	1.4	_	1.4	_	1.4	_	
			-0.05	3	2.9	_	2.9	_	2.9	_	
		$V_{\text{IH}}$ or $V_{\text{IL}}$	-0.05	4.5	4.4	_	4.4	_	4.4	_	
V <sub>OH</sub>	High-Level Output Voltage		-4	3	2.58	_	2.48	_	2.4	_	V
VOH			-24	4.5	3.94	_	3.8	_	3.7	_	•
		(1) (2)	-75	5.5	_	_	3.85	_	_	_	
		{	-50	5.5	_	_	_	_	3.85	_	
			0.05	1.5	_	0.1	_	0.1	_	0.1	
			0.05	3	_	0.1	_	0.1	_	0.1	
		$V_{\text{IH}}$ or $V_{\text{IL}}$	0.05	4.5	_	0.1	_	0.1	_	0.1	
V <sub>OL</sub>	Low-Level Output		12	3	_	0.36	_	0.44	_	0.5	v
VOL	Voltage		24	4.5	_	0.36	_	0.44	_	0.5	•
		(1) (2)	75	5.5	_	_	_	1.65	_	_	
		{	50	5.5	_	_	_	_		1.65	
I <sub>I</sub>	Input Leakage Current	V <sub>CC</sub> or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
I <sub>OZ</sub>	3-Stage Leakage Current	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND		5.5	_	±0.5	_	±5	_	±10	μΑ
Ice	Quiescent Supply Current, MSI	V <sub>CC</sub> or GND	0	5.5	_	8	_	80	_	160	μΑ

<sup>(1)</sup> Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

<sup>(2)</sup> Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.



## 4.6 Static Electrical Characteristics, ACT Series

		TEST COL	IDITIONS			AMBIEN	IT TEMPER	ATURE (	T <sub>A</sub> ) - °C		
	CHARACTERISTICS	TEST CON	БППОВ	V <sub>CC</sub> (V)	+25		-40 to -	+85	-55 to +	125	UNIT
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>IH</sub>	High-Level Input Voltage			4.5 to 5.5	2	_	2	-	2	_	V
V <sub>IL</sub>	Low-Level Input Voltage			4.5 to 5.5	_	0.8	_	0.8		0.8	V
		\/ or\/	-0.05	4.5	4.4	_	4.4	_	4.4	_	
	Liberta Laccad Octobrost	V <sub>IH</sub> or V <sub>IL</sub>	-24	4.5	3.94	_	3.8	_	3.7	_	
V <sub>OH</sub>	High-Level Output Voltage	(1) (2)	-75	5.5	_	_	3.85	_	_	_	V
	voltage	{	-50	5.5	_	_	_	_	3.85	_	
		\/ or\/	0.05	4.5	_	0.1	_	0.1	_	0.1	
		V <sub>IH</sub> or V <sub>IL</sub>	24	4.5	_	0.36	_	0.44	_	0.5	
V <sub>OL</sub>	Low-Level Output Voltage	(1) (2)	75	5.5	_	_	_	1.65	_	_	V
	, and the second	{	50	5.5	_	_	_	-	_	1.65	
I <sub>I</sub>	Input Leakage Current	V <sub>CC</sub> or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
I <sub>OZ</sub>	3-State Leakage Current	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> V <sub>CC</sub> or GND		5.5	_	±0.5	_	±5	_	±10	μΑ
I <sub>CC</sub>	Quiescent Supply Current, MSI	V <sub>CC</sub> or GND	0	5.5	_	8	_	80	_	160	μΑ
	Additional Quiescent Supply Current per Input Pin	V <sub>CC</sub> -2.1		4.5 to	_	2.4	_	2.8	_	3	mA
ΔI <sub>CC</sub>	TTL Inputs High			5.5							
	1 Unit Load										

<sup>(1)</sup> Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

Table 4-1. Act Input Loading Table

•			
INPUT	UNIT LOADS (1)		
	299	323	
S1.S0, <del>OE1</del> , <del>OE2</del>	0.83	0.83	
I/O <sub>0</sub> - I/O <sub>7</sub> , CP, DS0, DS7	0.67	067	
MR	1.33	067	

Unit load is ΔI<sub>CC</sub> limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

<sup>(2)</sup> Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at + 125°C.



## 4.7 Switching Characteristics, AC Series

 $t_r$ ,  $t_l$  = 3 ns,  $C_L$  = 50 pF

ι, η στιο, σ <u>ι</u>			AMBIEN				
SYMBOL	CHARACTERISTICS	V <sub>CC</sub> (V)	-40 to +8	35	-55 to +12	UNIT	
			MIN	MAX	MIN	MAX	
		1.5	_	147	_	162	
t <sub>PLH</sub>	Propagation Delays: CP to Q0, Q7	3.3 (1)	4.7	16.5	4.5	18.1	ns
t <sub>PHL</sub>		5 <sup>(2)</sup>	3.3	11.7	3.2	12.9	
		1.5	_	154	_	169	
t <sub>PLH</sub>	CP to (I/O)n	3.3	4.9	17.2	4.7	18.9	ns
t <sub>PHL</sub>		5	3.5	12.3	3.4	13.5	
		1.5	_	127	_	140	
t <sub>PLH</sub>	MR to Q0, Q7 (299 only)	3.3	4	14.3	3.9	15.7	ns
t <sub>PHL</sub>		5	2.9	10.2	2.8	11.2	
		1.5	_	158	_	174	
t <sub>PLH</sub>	MR to (I/O)n	3.3	5	17.7	4.9	19.5	ns
t <sub>PHL</sub>		5	3.6	12.6	3.5	13.9	
t <sub>PZL</sub>		1.5		169		186	
t <sub>PZH</sub>	Enable and Disable Times	3.3	5.8	20.4	5.6	22.4	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>		5	3.8	13.5	3.7	14.9	
C <sub>pd</sub> (3)	Power Dissipation Capacitance	_	280 Тур		280 Typ		pF
C <sub>I</sub>	Input Capacitance	_	_	10	_	10	pF
Co	3-State Output Capacitance	_	_	15	_	15	pF

<sup>(1) 3.3</sup> V: min. is @ 3.6 V

## 4.8 Switching Characteristics, ACT Series

 $t_r$ ,  $t_l = 3 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ 

			AMBIEN'	C O	UNIT		
SYMBOL	CHARACTERISTICS	V <sub>CC</sub> (V)	-40 to +85			-55 to +125	
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delays: CP to Q0, Q7	5 <sup>(1)</sup>	3.3	11.7	3.2	12.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	CP to (I/O)n	5	3.7	13.2	3.6	14.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	MR to Q0, Q7 (299 only)	5	3.1	11.1	3.1	12.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	MR to (I/O)n	5	4.8	16.9	4.7	18.6	ns
t <sub>PLZ</sub> t <sub>PHZ</sub> t <sub>PZL</sub>	Enable and Disable Times	5	3.8	13.5	3.7	14.9	ns
C <sub>PD</sub> §	Power Dissipation Capacitance	_	280 Тур	٠.	280 Typ	).	pF
Cı	Input Capacitance	_	_	10	_	10	pF
Co	3-State Output Capacitance	_	_	15	_	15	pF

(1) 5 V: min. is @ 5.5 V

 <sup>(2) 5</sup> V: min. is @ 5.5 V
(3) C<sub>pd</sub> is used to determine the dynamic power consumption, per function.



#### **5 Parameter Measurement Information**




Figure 5-1. Clock Prerequisite and Propagation Delays




Figure 5-2. Clock Prerequisite and Propagation Delays




Figure 5-3. Three-state Propagation Delay Times and Test Circuit

\*FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 k $\Omega$ 




Figure 5-4. Data Prerequisite Times




Figure 5-5. Test Circuit

	CD54/74AC	CD54/74ACT
Input Level	V <sub>CC</sub>	3 V
Input Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	1.5 V
Output Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>

92CM-42405



## 6 Detailed Description

#### 6.1 Overview

The RCA CD54/74AC299 and CD54/74AC323 and the CD54/74ACT299 and CD54/74ACT323 are 3-state, 8-input universal shift/storage registers with common parallel I/O pins. These devices use the RCA ADVANCED CMOS technology. These registers have four synchronous-operating modes controlled by the two select inputs as shown in the Mode Select (S0, S1) table. The Mode Select, the Serial Data (DSO, DS7), and the Parallel Data (I/O $_0$  - I/O $_7$ ) respond only to the LOW-TO-HIGH transition of the clock (CP) pulse. S0, S1 and Data inputs must be present one setup time prior to the positive transition of the clock.

With the CD54/74AC/ACT299, the Master Reset ( $\overline{MR}$ ) is an asynchronous active-LOW input. When  $\overline{MR}$  is LOW, the register is cleared regardless of the status of all other inputs With the CD54/74AC/ACT323, the Master Reset ( $\overline{MR}$ ) clears the register in sync with the clock input. The register can be expanded by cascading same units by tying the serial output (QO) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DSO) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DSO of the first stage.

The 3-state input/output (I/O) port has three modes of operation:

- 1. Both Output Enable (OE1 and OE2) inputs are LOW and S0 or S1 or both are LOW; the data in the register is present at the eight outputs.
- 2. When both S0 and S1 are HIGH, I/O terminals are in the high-impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of OE1 and OE2.
- 3. Either one of the two Output Enable inputs being HIGH will force I/O terminals to be in the off state. It is noted that each I/O terminal is a 3-state output and a CMOS buffer input.

The CD74AC/ACT299 and CD74AC/ACT323 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85° C); and Extended Industrial/Military (-55 to +125° C).

The CD54AC/ACT299 and CD54AC/ACT323, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

### 6.2 Functional Block Diagram




Figure 6-1. Functional Diagram



#### **6.3 Device Functional Modes**

FUNCTION	INPUTS							REGISTER OUTPUTS				
FUNCTION	MR	СР	S0	S1	DS0	DS7	I/O <sub>n</sub>	Q0	Q1		Q6	Q7
Reset (Clear)	L	X <sup>(1)</sup>	Х	Х	Х	Х	Х	L	L		L	L
Shift Right	Н		h	ı	I	Х	Х	L	q <sub>0</sub>		<b>q</b> <sub>5</sub>	q <sub>6</sub>
	Н		h	I	h	Х	Х	Н	q <sub>0</sub>		<b>q</b> <sub>5</sub>	q <sub>6</sub>
Shift Left	Н		I	h	Х	I	Х	q <sub>1</sub>	q <sub>2</sub>		q <sub>7</sub>	L
	Н		I	h	Х	h	Х	$q_1$	$q_2$		q <sub>7</sub>	Н
Hold (do nothing)	Н		I	ı	Х	Х	Х	q <sub>0</sub>	q <sub>1</sub>		q <sub>6</sub>	q <sub>7</sub>
Parallel Load	Н		h	h	Х	Х	I	L	L		L	L
	Н		h	h	Х	Х	h	Н	Н		Н	Н

Table 6-1. Mode Select

Function table 3-state I/O port operating mode

FUNCTION		INPUTS/OUTPUTS				
	OE1	OE2	S0	S1	Qn (Register)	I/O <sub>0</sub> I/O <sub>7</sub>
Read Register	L	L	L	Х	L	L
	L	L	L	Х	Н	Н
	L	L	Х	L	L	L
	L	L	Х	L	Н	Н
Load Register	Х	Х	Н	Н	Qn = I/O <sub>n</sub>	I/O <sub>n</sub> = Inputs
Disable I/O	Н	Х	Х	Х	Х	(Z)
	Х	Н	Х	Х	Х	(Z)

<sup>(1)</sup> H = Input voltage high level.



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

- · Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - For traces longer than 12cm
    - Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - · Avoid branches; buffer signals that must branch separately

#### 7.2.2 Layout Example




Figure 7-1. Example Trace Corners for Improved Signal Integrity






Figure 7-2. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-3. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 7-4. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 7-5. Example Damping Resistor Placement for Improved Signal Integrity



## 8 Device and Documentation Support

### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD54AC299	Click here	Click here	Click here	Click here	Click here
CD74AC299	Click here	Click here	Click here	Click here	Click here
CD54ACT299	Click here	Click here	Click here	Click here	Click here
CD74ACT299	Click here	Click here	Click here	Click here	Click here
CD74AC323	Click here	Click here	Click here	Click here	Click here

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision \* (April 2002) to Revision A (December 2024)

Page



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated