







CD54HC4094, CD74HC4094, CD74HCT4094 SCHS211F - NOVEMBER 1997 - REVISED MARCH 2022

CDx4HC4094, CD74HCT4094 High-Speed CMOS Logic 8-Stage Shift and Store Bus **Register, Three-State**

1 Features

- **Buffered** inputs
- Separate serial outputs synchronous to both positive and negative clock edges for cascading
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temp range: -55°C to 125°C •
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL • logic ICs
- HC types
 - 2- to 6-V operation
 - High noise immunity: $N_{II} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at V_{CC} = 5 V
- HCT types
 - 4.5- to 5.5-V operation
 - Direct LSTTL input logic compatibility, V_{IL} = 0.8 V (Max), V_{IH} = 2 V (Min)
 - CMOS input compatibility, $I_I \leq 1\mu A$ at V_{OI} , V_{OH}


2 Description

The CDx4HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered tri-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD54HC4094F3A	CDIP (16)	24.38 mm × 6.92 mm
CD74HC4094M	SOIC (16)	9.90 mm × 3.90 mm
CD74HC4094E	PDIP (16)	19.31 mm × 6.35 mm
CD74HC4094NSR	SO (16)	6.20 mm × 5.30 mm
CD74HC4094PW	TSSOP (16)	5.00 mm × 4.40 mm
CD74HCT4094M	SOIC (16)	9.90 mm × 3.90 mm
CD74HCT4094E	PDIP (16)	19.31 mm × 6.35 mm

For all available packages, see the orderable addendum at (1)the end of the data sheet.



Functional Block Diagram





Table of Contents


1 Features1	7.2 Functional Block Diagram10
2 Description1	7.3 Device Functional Modes11
3 Revision History2	8 Power Supply Recommendations12
4 Pin Configuration and Functions	9 Layout
5 Specifications	9.1 Layout Guidelines12
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support13
5.2 Recommended Operating Conditions4	10.1 Documentation Support13
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates13
5.4 Electrical Characteristics5	10.3 Support Resources13
5.5 Prerequisite for Switching Characteristics	10.4 Trademarks13
5.6 Switching Characteristics7	10.5 Electrostatic Discharge Caution13
6 Parameter Measurement Information	10.6 Glossary
7 Detailed Description10	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information13

3 Revision History

С	hanges from Revision E (December 2010) to Revision F (March 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to r	eflect
	modern data sheet standards	1



4 Pin Configuration and Functions



J, N, D, NS, or PW package 16-Pin CDIP, PDIP, SOIC, SO, or TSSOP Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		-0.5	7	V		
I _{IK}	Input diode current	For $V_l < -0.5$ V or $V_l > V_{CC} + 0.5$ V		±20	mA		
I _{ОК}	Output diode current	For $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V		±20	mA		
lo	Output source or sink current per output pin	For V_{O} > -0.5 V or V_{O} < V_{CC} + 0.5 V		±25	mA		
	Continuous current through V_{CC} or GND	Continuous current through V _{CC} or GND					
TJ	Junction temperature			150	°C		
T _{stg}	Storage temperature	- 65	150	°C			
	Maximum lead temperature (Soldering 10s) (Soldering 10s)	OIC - lead tips only)		300	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT	
V	Supply voltage renge	HC types	2	6	V	
V _{CC}	Supply voltage range	HCT types	4.5	5.5	v	
V _I , V _O	Input or output voltage		0	V _{CC}	V	
		2 V		1000		
tt	Input rise and fall time	4.5 V		500	ns	
		6 V		400		
T _A	Temperature range		-55	125	°C	

5.3 Thermal Information

	THERMAL METRIC	N (PDIP) PINS	D (SOIC) ⁽²⁾ PINS	NS (SOP) PINS	PW (TSSOP) PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	67	73	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

(2) Lead tips only



5.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST	Vcc		25°C		–40°C t	o 85°C	–55°C to	125°C	
	PARAMETER	CONDITIONS ⁽²⁾	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TYPES	1										
			2	1.5			1.5		1.5		V
V _{IH}	High-level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
V _{IL}	Low-level input voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	V
		Ι _{ΟΗ} = – 20μΑ	2	1.9			1.9		1.9		V
	High-level output voltage CMOS loads	I _{OH} = – 20μA	4.5	4.4			4.4		4.4		V
V _{OH}	Omee loads	Ι _{ΟΗ} = – 20μΑ	6	5.9			5.9		5.9		V
	High-level output voltage	I _{OH} = – 6mA	4.5	3.98			3.84		3.7		V
	TTL loads	I _{OH} = – 7.8mA	6	5.48			5.34		5.2		V
		Ι _{ΟL} = 20μΑ	2			0.1		0.1		0.1	V
	Low-level output voltage CMOS loads	I _{OL} = 20μΑ	4.5			0.1		0.1		0.1	V
V _{OL}	CINOS Idads	I _{OL} = 20μΑ	6			0.1		0.1		0.1	V
	Low-level output voltage	I _{OL} = 6mA	4.5			0.26		0.33		0.4	V
	TTL loads	I _{OL} = 7.8mA	6			0.26		0.33		0.4	V
l _l	Input leakage current	V _{CC} or GND	6			±0.1		±1		±1	μA
I _{CC}	Supply current	V _{CC} or GND	6			8		80		160	μA
НСТ ТҮРЕ	S	I								I	
V _{IH}	High-level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low-level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
	High-level output voltage CMOS loads	Ι _{ΟΗ} = – 20μΑ	4.5	4.4			4.4		4.4		V
V _{OH}	High-level output voltage TTL loads	I _{OH} = – 6mA	4.5	3.98			3.84		3.7		V
	Low-level output voltage CMOS loads	Ι _{ΟL} = 20μΑ	4.5			0.1		0.1		0.1	V
V _{OL}	Low-level output voltage TTL loads	I _{OL} = 6mA	4.5			0.26		0.33		0.4	V
₁	Input leakage current	V _{CC} and GND	5.5			±0.1		±1		±1	μA
	Supply Current	V _{CC} and GND	5.5			8		80		160	μA
		D	4.5 to 5.5		40	144		180		196	μA
ΔI _{CC} ⁽¹⁾ (3)	Additional quiescent device current per input pin: 1 unit load	CP, OE	4.5 to 5.5		150	540		675		735	μA
		STR	4.5 to 5.5		100	360		450		490	μA

For dual–supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA. $V_I = V_{IH}$ or V_{IL} , unless otherwise noted. Inputs held at $V_{CC} = 2.1$. (1)

(2) (3)



5.5 Prerequisite for Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	DADAMETED	N AA	25°C		-40 to 8	85°C	–55 to 12	5°C	UNIT	
	PARAMETER	V _{cc} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
НС ТҮРЕ	S									
		2	80		100		120			
t _W	CP pulse duration	4.5	16		20		24		ns	
		6	14		17		20			
		2	80		100		120			
t _{WH}	STR pulse duration	4.5	16		20		24	ns	ns	
		6	14		17		20			
		2	50		65		75			
t _{SU}	Data set-up time	4.5	10		13		15		ns	
		6	9		11		13			
		2	3		3		3			
t _H	Data hold time	4.5	3		3		3		ns	
		6	3		3		3			
		2	100		125		150			
t _{su}	STR set-up time	4.5	20		25		30		ns	
		6	17		21		26			
		2	0		0		0			
t _H	STR hold time	4.5	0		0		0		ns	
		6	0		0		0			
		2	6		5		4			
$f_{CL(MAX)}$	Maximum CP frequency	4.5	30		24		20		MHz	
		6	35		28		24			
нст түр	ES									
t _W	CP pulse duration	4.5	16		20		24		ns	
t _{WH}	STR pulse duration	4.5	16		20		24		ns	
t _{SU}	Data set-up time	4.5	10		13		15		ns	
t _H	Data hold time	4.5	4		4		4		ns	
t _{SU}	STR set-up time	4.5	20		25		30		ns	
t _H	STR hold time	4.5	0		0		0		ns	
$f_{\rm CL(MAX)}$	Maximum CP frequency	4.5	30		24		20		MHz	



5.6 Switching Characteristics

Input t_r , $t_f = 6$ ns. Unless otherwise specified, CL = 50pF Parameter Measurement Information

	PARAMETER	V _{cc} (V)	25°C		–40 to 85°C	–55 to 125°C	UNIT	
		•00(•)	MIN TYP	MAX	MIN MAX	MIN MAX	UNIT	
НС ТҮ	PES							
	Dranagation dology time	2		150	190	225		
t _{pd}	Propagation delay time CP to QS ₁	4.5	12 ⁽³⁾	30	38	45	ns	
		6		26	33	38		
		2		135	170	205		
t _{pd}	CP to QS ₂	4.5	11 ⁽³⁾	27	34	41	ns	
		6		23	29	35		
		2		195	245	295		
t _{pd}	CP to Q _n	4.5	16 ⁽³⁾	39	49	59	ns	
		6		33	42	50		
		2		180	225	270		
tt	STR to Q _n	4.5		36	45	54	ns	
		6		31	38	46		
		2		175	220	265		
t _{PZH} , t _{PZL}	Output enable to Q _n	4.5		35	44	53	ns	
₽ZL		6		30	37	45		
		2		125	155	190		
t _{PHZ} , t _{PLZ}	Output disable to Q _n	4.5		25	31	38	ns	
PLZ		6		21	26	32		
		2		75	95	110		
t _{TLH} , t	Output transition time	4.5		15	19	22	ns	
t _{THL}		6		13	16	19		
t _{PHZ} , t _{PLZ}	Output disabling time	5	10 ⁽³⁾				ns	
fмах	Maximum CP frequency	5	60 ⁽³⁾				MHz	
C _{IN}	Input capacitance			10	10	10	pF	
C _{PD}	Power dissipation capacitance ⁽¹⁾ , ⁽²⁾	5	90(3)				pF	
Co	Tri-state output capacitance			15	15	15	pF	
нст т	YPES		I	I				
	Propagation delay time CP to QS ₁	4.5	16 ⁽³⁾	39			ns	
t _{PLH} ,	CP to QS ₂	4.5	15 ⁽³⁾	36			ns	
t _{PHL}	CP to Q _n	4.5	18 ⁽³⁾	43			ns	
	STR to Q _n	4.5		39			ns	
t _{PZH} , t _{PZL}	Output enable to Q _n	4.5		35			ns	
t _{PHZ} , t _{PLZ}	Output disable to Q _n	4.5		35			ns	
t _{TLH} , t _{THL}	Output transition time	4.5		15			ns	
t _{PHZ} , t _{PLZ}	Output disabling time	5	14 ⁽³⁾				ns	
f _{MAX}	Maximum CP frequency	5	60 ⁽³⁾				MHz	
	Input capacitance			10	10	10	pF	



Input t_r, t_f = 6 ns. Unless otherwise specified, CL = 50pF Parameter Measurement Information

	PARAMETER	V AA	2	5°C	-40 t	–40 to 85°C		–55 to 125°C		
	FARAIVIETER	V _{CC} (V)	MIN	TYP MA	X MIN	MAX	MIN	MAX	UNIT	
C _{PD}	Power dissipation capacitance ⁽¹⁾ , ⁽²⁾	5	11	10 ⁽³⁾					pF	
Co	Tri-state output capacitance			1	5	15		15	pF	

C_{PD} is used to determine the dynamic power consumption, per register.
 P_D = V_{CC}² f_i (CPD + CL) where f_i = Input frequency, C_L = Output load capacitance, V_{CC} = Supply voltage.
 Typical value tested at 5V, CL = 15pF



6 Parameter Measurement Information

 t_{PD} is the maximum between t_{PLH} and t_{PHL}

 t_t is the maximum between t_{TLH} and t_{THL}




Figure 6-1. HC and HCT transition times and propagation delay times, combination logic




Figure 6-3. HC three-state propagation delay waveform






Figure 6-2. HCT transition times and tpopationg delay times, combination logic







NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

Figure 6-5. HC and HCT three-state propagation delay test circuit




7 Detailed Description

7.1 Overview

The CDx4HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered tri-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the QS_1 serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS_2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

7.2 Functional Block Diagram





7.3 Device Functional Modes

	Inpu	ıts ⁽²⁾		Parallel	Outputs	Serial Outputs		
СР	OE	STR	STR D Q ₀		Qn	QS ₁ ⁽¹⁾	QS ₂	
1	L	Х	Х	Z	Z	Q_6	NC	
↓	L	Х	Х	Z	Z	NC	Q ₇	
↑	Н	L	Х	NC	NC	Q ₆	NC	
↑	Н	Н	L	L	Q _n – 1	Q ₆	NC	
↑	Н	Н	Н	Н	Q _n – 1	Q ₆	NC	
↓	Н	Н	Н	NC	NC	NC	Q ₇	

Table 7-1. Truth Table

(1) At the positive clock edge the information in the seventh register stage is transferred to the eighth register stage and QS_1 output.

(2) H = High voltage level, L = Low voltage level, X = Don't care, NC = No charge, Z = High-impedance off-state, ↑ = Transition from low-to-high level, ↓ = Transition from high to low.



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC4094F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4094F3A	Samples
CD74HC4094DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ4094	Samples
CD74HC4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4094E	Samples
CD74HC4094M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC4094M	
CD74HC4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094M96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094MT	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC4094M	
CD74HC4094NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094NSRE4	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-55 to 125	HJ4094	
CD74HC4094PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HC4094PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HC4094PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HCT4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	Samples
CD74HCT4094EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	Samples
CD74HCT4094M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HCT4094M	
CD74HCT4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT4094M	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4094, CD74HC4094 :

• Catalog : CD74HC4094

• Military : CD54HC4094

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


www.ti.com

Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4094DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
CD74HC4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094NSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
CD74HC4094NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HC4094DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8	
CD74HC4094M96	SOIC	D	16	2500	356.0	356.0	35.0	
CD74HC4094M96G3	SOIC	D	16	2500	364.0	364.0	27.0	
CD74HC4094M96G4	SOIC	D	16	2500	353.0	353.0	32.0	
CD74HC4094NSR	SOP	NS	16	2000	356.0	356.0	35.0	
CD74HC4094NSR	SOP	NS	16	2000	356.0	356.0	35.0	
CD74HC4094PWR	TSSOP	PW	16	2000	356.0	356.0	35.0	
CD74HC4094PWR	TSSOP	PW	16	2000	356.0	356.0	35.0	
CD74HC4094PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0	
CD74HCT4094M96	SOIC	D	16	2500	356.0	356.0	35.0	

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094EE4	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




DYY0016A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




DYY0016A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0016A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated