







**[DAC80501,](https://www.ti.com/product/DAC80501) [DAC70501](https://www.ti.com/product/DAC70501), [DAC60501](https://www.ti.com/product/DAC60501)** [SBAS794E](https://www.ti.com/lit/pdf/SBAS794) – NOVEMBER 2018 – REVISED AUGUST 2023

# **DACx0501 16-Bit, 14-Bit, and 12-Bit, 1-LSB INL, Voltage-Output DACs With Precision Internal Reference**

# **1 Features**

<span id="page-0-0"></span>**TEXAS** 

**INSTRUMENTS** 

- 16-bit performance: 1-LSB INL and DNL (max)
- Low glitch energy: 4 nV-s
- Wide power supply:  $2.7 \text{ V}$  to  $5.5 \text{ V}$
- Buffered output range: 5 V, 2.5 V, or 1.25 V
- Very-low power: 1 mA at 5.5 V
- Integrated 5-ppm/°C (max), 2.5-V precision reference
- Pin-selectable serial interface:
	- 3-wire, SPI compatible up to 50-MHz
	- $-$  2-wire,  $1^2C$  compatible
- Power-on-reset: Zero scale or midscale
- 1.62-V VIH with VDD =  $5.5$  V
- Temperature range: -40°C to +125°C
- Packages: Small 8-pin WSON and 10-pin VSSOP

# **2 Applications**

- [Oscilloscopes and digitizers](https://www.ti.com/solution/oscilloscopes-digitizers)
- [Parametric measurement unit \(PMU\)](http://www.ti.com/solution/application_specific__semiconductor_test_equipment)
- [Data acquisition \(DAQ\)](http://www.ti.com/solution/data_acquisition_cards)
- [Flat panel display \(FPD\) shorting bar pattern](http://www.ti.com/solution/lcd_test_equipment)  [generator](http://www.ti.com/solution/lcd_test_equipment)
- [Small cell base station](http://www.ti.com/solution/small-cell-base-station)
- [Analog output module](http://www.ti.com/solution/plcdcs_io_module_analog_output)
- [Process analytics \(pH, gas, concentration, force](https://www.ti.com/solution/process-analytics-ph-gas-concentration-force-humidity)  [and humidity\)](https://www.ti.com/solution/process-analytics-ph-gas-concentration-force-humidity)
- [Programmable dc power supply](http://www.ti.com/solution/source_generation__ac_dc_power_sources)

# **3 Description**

The 16-bit DAC80501, 14-bit DAC70501, and 12-bit DAC60501 (DACx0501) digital-to-analog converters (DACs) are highly accurate, low-power devices with voltage-output. The DACx0501 are specified monotonic by design, and offer linearity of  $\leq 1$  LSB. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0501 incorporate a power-on-reset (POR) circuit that makes sure the DAC output powers up at zero scale or midscale, and remains at that scale until a valid code is written to the device. These devices consume a low current of 1 mA, and include a power-down feature that reduces current consumption to typically 15 µA at 5 V.

The digital interface of the DACx0501 can be configured to SPI or I2C mode using the SPI2C pin. In SPI mode, the DACx0501 use a versatile 3-wire serial interface that operates at clock rates of up to 50 MHz. In  $I^2C$  mode, the DACx0501 operate in standard mode (100Kbps), fast mode (400Kbps), and fast mode plus (1.0Mbps).

#### **Device Information**



(1) See the [Device Comparison Table](#page-2-0).

(2) For all available packages, see the package option addendum at the end of the data sheet.





# **Table of Contents**





# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



# <span id="page-2-0"></span>**5 Device Comparison Table**



# **6 Pin Configuration and Functions**





**Figure 6-2. DQF Package, 8-Pin WSON (Top View)**



#### **Table 6-1. Pin Functions**



# <span id="page-3-0"></span>**7 Specifications**

## **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



<span id="page-4-0"></span>

# **7.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics application](https://www.ti.com/lit/pdf/SPRA953) [report.](https://www.ti.com/lit/pdf/SPRA953)*

## **7.5 Electrical Characteristics**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; all typical values at T<sub>A</sub> = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R<sub>LOAD</sub> = 2 kΩ to AGND, C<sub>LOAD</sub> = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)





## **7.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; all typical values at T<sub>A</sub> = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R<sub>LOAD</sub> = 2 kΩ to AGND, C<sub>LOAD</sub> = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)





## **7.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; all typical values at T<sub>A</sub> = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R<sub>LOAD</sub> = 2 kΩ to AGND, C<sub>LOAD</sub> = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)





# <span id="page-7-0"></span>**7.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; all typical values at T<sub>A</sub> = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R<sub>LOAD</sub> = 2 kΩ to AGND, C<sub>LOAD</sub> = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)



(1) End point fit between code 256 to code 64,511 for 16-bit, code 64 to code 16,127 for 14-bit, code 16 to code 4031 for 12 bit, DAC output unloaded, performance under resistive and capacitance load conditions are specified by design and characterization, DAC output range ≥ 2.5 V.

(2) Not production tested.

(3) Characterized on 8-pin DQF package.

(4) Output buffer in gain =  $2 \times$  setting (BUFF-GAIN bit = 1).

<span id="page-8-0"></span>

# **7.6 Timing Requirements: SPI Mode**

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V ≤ VDD ≤ 5.5 V, VIH = 1.62 V, VIL = 0.15 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)



## **7.7 Timing Requirements: I2C Standard Mode**

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V ≤ VDD ≤ 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125 °C (unless otherwise noted)



# **7.8 Timing Requirements: I2C Fast Mode**

all input signals are specified with  $t_R = t_F = 1$  ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V ≤ VDD ≤ 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and  $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)





# <span id="page-9-0"></span>**7.9 Timing Requirements: I2C Fast-Mode Plus**

all input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V ≤ VDD ≤ 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and T<sub>A</sub> = – 40°C to +125°C (unless otherwise noted)



## **7.10 Timing Diagrams**



### **Figure 7-1. SPI Mode Timing**





<span id="page-10-0"></span>

# **7.11 Typical Characteristics**





at  $T_A$  = 25°C, VDD = 5.5 V, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)



























<span id="page-18-0"></span>





# <span id="page-19-0"></span>**8 Detailed Description**

## **8.1 Overview**

The DAC80501, DAC70501, DAC60501 (DACx0501) family of devices are buffered voltage output, 16-bit, 14-bit, or 12-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0501 devices incorporate a power-on-reset circuit that makes sure that the DAC output powers up at zero scale or midscale, and remains at that scale until a valid code is written to the device.

The digital interface of the DACx0501 can be configured to SPI or  ${}^{12}C$  mode using the SPI2C pin. In SPI mode, the DACx0501 family uses a 3-wire serial interface that operates at clock rates up to 50 MHz. In  ${}^{12}C$  mode, the DACx0501 devices operate in standard mode (100Kbps), fast mode (400Kbps), and fast mode plus (1.0Mbps).

## **8.2 Functional Block Diagram**



## **8.3 Feature Description**

#### **8.3.1 DAC Architecture**

The output channel in the DACx0501 family of devices consists of a rail-to-rail ladder architecture with an output buffer amplifier. The devices include an internal 2.5-V reference. Figure 8-1 shows a block diagram of the DAC architecture.



**Figure 8-1. DACx0501 DAC Block Diagram**

<span id="page-20-0"></span>

(1)

#### *8.3.1.1 DAC Transfer Function*

The input data writes to the individual DAC data registers in straight binary format. After a power-on or a reset event, all DAC registers are set to zero code (DACx0501Z devices) or midscale code (DACx0501M devices). The DAC transfer function is shown by Equation 1.

$$
V_{OUT} = \frac{DAC\_DATA}{2^N} \times \frac{VREFIO}{DIV} \times GAIN
$$

where:

- N = resolution in bits = either 12 (DAC60501), 14 (DAC70501) or 16 (DAC80501).
- DAC\_DATA = decimal equivalent of the binary code that is loaded to the DAC register (address 8h). DAC DATA ranges from 0 to  $2^N - 1$ .
- VREFIO = DAC reference voltage at the VREFIO pin. Either VREFIO from the internal 2.5-V reference or VREFIO from an external reference.
- DIV = 1 (default) or 2, as set by the REF-DIV bit in the GAIN register (address 4h).
- GAIN = 1 or 2 (default), as set by the BUFF-GAIN bit in the GAIN register (address 4h).

#### *8.3.1.2 DAC Register Structure*

Data written to the DAC data registers are initially stored in the DAC buffer registers. The update mode of the DAC output is determined by the status of the DAC SYNC EN bit (address 2h).

In asynchronous mode (default, DAC  $SYNCEN = 0$ ), a write to the DAC buffer register results in an immediate update of the DAC active register. In SPI mode, the DAC output (VOUT pin) updates on the rising edge of SYNC. In I2C mode, the DAC output (VOUT pin) updates on the falling edge of SCL on the last acknowledge bit.

In synchronous mode (DAC\_SYNC\_EN = 1), writing to the DAC buffer register does not automatically update the DAC active register. Instead, the update occurs only after a software LDAC trigger event. A software LDAC trigger generates through the LDAC bit in the TRIGGER register (address 5h). When the host reads from a DAC buffer register, the value held in the DAC buffer register is returned (not the value held in the DAC active register).

#### *8.3.1.3 Output Amplifier*

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to VDD. Equation 1 shows that the full-scale output range of the DAC output is determined by the voltage on the VREFIO pin, the reference divider setting (DIV) as set by the REF-DIV bit (address 4h), and the gain configuration for that channel set by the corresponding BUFF-GAIN bit (address 4h). The buffer amplifier is designed to have a 79º phase margin (nominal) at 380 kHz at room temperature.

#### **8.3.2 Internal Reference**

The DAx0501 family of devices includes a 2.5-V precision band-gap reference that is enabled by default. Operation from an external reference is supported by disabling the internal reference in the REF\_PWDWN bit (address 3h). The internal reference is externally available at the VREFIO pin, and can be used to drive external circuitry. At power-on reset, the internal reference is enabled. This enabled reference can result in current being sunk or sourced from the device to an external reference source. When using an external reference, use a series resistance that is larger than 1 kΩ to reduce the current at start-up to be less than 5 mA. After the internal reference is disabled, the input becomes high impedance. For noise filtering, use a minimum 150-nF capacitor between the reference output and AGND.

The reference voltage to the device, either from the internal reference or an external one, can be divided by a factor of two by setting the REF-DIV bit (address 4h) to 1. The REF-DIV bit provides additional flexibility in setting the full-scale output range of the DAC output. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage, VREFIO (see Equation 1). See [Section 7.3](#page-3-0) for more information. The short-circuit current of the internal reference is limited by design to approximately 100 mA.



Improper configuration of the reference divider triggers a reference alarm condition. In this case, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, thus enabling the DAC output to return to normal operation after the reference divider is configured correctly.

#### *8.3.2.1 Solder Heat Reflow*

A known behavior of IC reference voltage circuits is the shift induced by the soldering process. [Figure 7-54](#page-18-0) and [Figure 7-55](#page-18-0) show the effect of solder heat reflow for the DACx0501 internal reference.

#### **8.3.3 Power-On-Reset (POR)**

The DACx0501 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 250-µs POR delay. The default value for the DAC data registers is zero-code for the DACx0501Z devices and midscale code for the DACx0501M devices. The DAC output remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific VDD levels, as indicated in Figure 8-2, to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD drops to less than 2.2 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When VDD remains greater than 2.2 V, a POR does not occur.



**Figure 8-2. Threshold Levels for VDD POR Circuit**

#### **8.3.4 Software Reset**

A device software reset event is initiated by writing the reserved code 0x1010 to the SOFT-RESET bit in the TRIGGER register (address 5h). A software reset initiates a POR event.

<span id="page-22-0"></span>

#### **8.4 Device Functional Modes**

The DACx0501 has two modes of operation: normal and power-down.

#### **8.4.1 Power-Down Mode**

The DACx0501 output amplifiers and internal reference can be independently powered down through the CONFIG register (3h). At power up, the DAC output and the internal reference are active by default. In powerdown mode, the DAC output (VOUT pin) is internally connected to AGND through a 1-kΩ resistor.

#### **8.5 Programming**

#### **8.5.1 Serial Interface**

The DACx0501 family of devices is controlled through either a 3-wire SPI or a 2-wire  $1^2C$  interface. The type of interface is determined at device power up based on the logic level of the SPI2C pin. A logic 0 on the SPI2C pin puts the DACx0501 in SPI mode; whereas, logic 1 on SPI2C puts the DACx0501 in I<sup>2</sup>C mode. The SPI2C pin must be kept static after the device powers up.

#### *8.5.1.1 SPI Mode*

The DACx0501 digital interface is programmed to work in SPI mode when the logic level of the SPI2C pin is 0 at power up. In SPI mode, the DACx0501 have a 3-wire serial interface: SYNC, SCLK, and SDIN, as shown in *[Section 6](#page-2-0)*. The serial interface is compatible with SPI, QSPI, and Microwire interface standards, and most digital signal processors (DSPs). The serial interface operates at up to 50 MHz. The input shift register is 24 bits wide.

The serial clock SCLK is a continuous or a gated clock. The first falling edge of SYNC starts the operation cycle. When  $\overline{\text{SYNC}}$  is high, the SCLK and SDIN signals are blocked. The device internal registers are updated from the shift register on the rising edge of SYNC.

#### **8.5.1.1.1 SYNC Interrupt**

For SPI-mode operation, the SYNC line stays low for at least 24 falling edges of SCLK and the addressed DAC register updates on the SYNC rising edge. However, if the SYNC line is brought high before the 24th SCLK falling edge, this event acts as an interrupt to the write sequence. The shift register resets and the write sequence is discarded. Neither an update of the data buffer or DAC register contents, nor a change in the operating mode occurs, as shown in Figure 8-3.



#### **Figure 8-3. SYNC Interrupt**



## <span id="page-23-0"></span>*8.5.1.2 I <sup>2</sup>C Mode*

The DACx0501 digital interface is programmed to work in I<sup>2</sup>C mode when the logic level of the SPI2C pin is 1 at power up. In I<sup>2</sup>C mode, the DACx0501 have a 2-wire serial interface: SCL, SDA, and one address pin, A0, as shown in *[Section 6](#page-2-0)*. The I<sup>2</sup>C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the <sup>2</sup>C bus through the open-drain I/O pins, SDA and SCL.

The I2C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called *targets*. The controller device generates the SCL signal. The controller device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller device on an  $I^2C$  bus is typically a microcontroller or DSP. The DACx0501 operate as a target device on the  $1<sup>2</sup>C$  bus. A target device acknowledges controller commands, and upon controller control, receives or transmits data.

Typically, the DACx0501 operate as a target receiver. A controller device writes to the DACx0501, a target receiver. However, if a controller device requires the DACx0501 internal register data, the DACx0501 operate as a target transmitter. In this case, the controller device reads from the DACx0501 According to  $1^2C$  terminology, read and write refer to the controller device.

The DACx0501 are target devices that support the following data transfer modes:

- 1. Standard mode (100Kbps)
- 2. Fast mode (400Kbps)
- 3. Fast mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, these modes are referred to as F/S-mode in this document. The fast-mode plus (FM+) protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA, similar to the case of standard and fast modes. The DACx0501 support 7-bit addressing. The 10-bit addressing mode is not supported. These devices support the general call reset function. Send the following sequence to initiate a software reset within the device: Start/Repeated Start, 0x00, 0x06, Stop. The reset is asserted within the device on the falling edge of the ACK bit, following the second byte.

Other than specific timing signals, the I<sup>2</sup>C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in Figure 8-4.







#### **8.5.1.2.1 F/S Mode Protocol**

1. The controller initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in Figure 8-5. All I2C-compatible devices recognize a start condition.



**Figure 8-5. Start and Stop Conditions**





- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. Figure 8-6 shows that a valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. All devices recognize the address sent by the controller and compare the address to the internal fixed addresses. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the ninth SCL cycle; see also [Figure 8-4](#page-23-0) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. Therefore, the acknowledge signal can be generated by the controller or by the target, depending on which one is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 8-5). This action releases the bus and stops the communication link with the addressed target. All I2C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.



#### **8.5.1.2.2 I <sup>2</sup>C Update Sequence**

For a single update, the DACx0501 requires a start condition, a valid I2C address byte, a command byte, and two data bytes: the most significant data byte (MSDB), and least significant data byte (LSDB), as listed in Table 8-1.





After each byte is received, the DACx0501 acknowledge the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in Figure 8-7. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C address byte selects the DACx0501 devices.



#### **Figure 8-7. I <sup>2</sup>C Bus Protocol**

The command byte sets the operational mode of the selected DACx0501 device. When the operational mode is selected by this byte, the DACx0501 must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx0501 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 11.11 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 27.77 kSPS. When a stop condition is received, the DACx0501 release the  $1^2$ C bus and await a new start condition.



#### *8.5.1.2.2.1 Address Byte*

Table 8-2 shows that the address byte is the first byte received following the START condition from the controller device. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently, responds to that particular address according to Table 8-3.

#### **Table 8-2. DACx0501 Address Byte**





#### **Table 8-3. Address Format**

#### *8.5.1.2.2.2 Command Byte*

The DACx0501 command byte (shown in Table 8-4) controls which command is executed and which register is being accessed when writing to or reading from the DACx0501 series.



#### **Table 8-4. DACx0501 Command Byte**



#### *8.5.1.2.2.3 Data Byte (MSDB and LSDB)*

The MSDB and LSDB contain the data that are passed to the register or registers specified by the command byte, as shown in Table 8-5. The DACx0501 update at the falling edge of the acknowledge signal that follows the LSDB[0] bit.



#### **Table 8-5. DACx0501 Data Byte**

<span id="page-28-0"></span>

## **8.6 Register Map**



#### **Table 8-7. Register Map**

#### **NOOP Register (offset = 0h) [reset = 0000h]**

#### **Figure 8-8. NOOP Register** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 NOOP W-0h

#### **Table 8-8. NOOP Register Field Descriptions**



#### **DEVID Register (offset = 1h) [reset = 0115h for DAC80501Z, reset = 1115h for DAC70501Z, reset = 2115h for DAC60501Z, reset = 0195h for DAC80501M, reset = 1195h for DAC70501M, or reset = 2195h for DAC60501M]**









#### <span id="page-29-0"></span>**SYNC Register (offset = 2h) [reset = 0000h]**



#### **Table 8-10. SYNC Register Field Descriptions**



#### **CONFIG Register (offset = 3h) [reset = 0000h]**

#### **Figure 8-11. CONFIG Register**



#### **Table 8-11. CONFIG Register Field Descriptions**



<span id="page-30-0"></span>

### **GAIN Register (offset = 4h) [reset = 0001h]**



#### **Table 8-12. GAIN Register Field Descriptions**



### **TRIGGER Register (offset = 5h) [reset = 0000h]**

#### **Figure 8-13. TRIGGER Register**



## **Table 8-13. TRIGGER Register Field Descriptions**





#### <span id="page-31-0"></span>**STATUS Register (offset = 7h) [reset = 0000h]**



#### **Table 8-14. STATUS Register Field Descriptions**



#### **DAC Register (offset = 8h) [reset = 0000h for DACx0501Z or reset = 8000h for DACx0501M] Figure 8-15. DAC Register**



## **Table 8-15. DAC Register Field Descriptions**



<span id="page-32-0"></span>

# **9 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **9.1 Application Information**

Applications that incorporate analog circuits often require trimming, control, biasing, or a combination of all three. These functions require high-accuracy, simple-to-implement compact solutions. The DACx0501 family of precision DACs are an excellent choice for such applications. The DACx0501 tiny package, high resolution, and simple interface make these devices an excellent choice for applications such as offset and gain control, VCO tuning, programmable reference, and more. With the aforementioned features, this family of DACs caters to a wide range of end equipment, such as battery testers, communications equipment, factory automation and control, test and measurement, and more.

#### **9.2 Typical Application**

End equipment, such as oscilloscopes, battery test equipment, and other lab instruments require precision calibration and control signals to tune the system accuracy. Precision DACs are typically used to generate these signals. The complexity and accuracy of these systems are driving the need for multiple precision signals to be generated in the system. The common approach for generating these signal is by using a multichannel DAC. An alternative way to generate these signal is to use a single-channel DAC with a sample-and-hold circuit to produce multichannel output. Using this approach, users can generate a customized number of channels instead of using a fixed number of channels available in multichannel DACs.



**Figure 9-1. Multichannel Sample-and-Hold Circuit**



#### <span id="page-33-0"></span>**9.2.1 Design Requirements**

The design requirements for this circuit are as follows:

- Output range: 0-V to 5-V
- Channels: 10
- Output offset error: ±3-mV

### **9.2.2 Detailed Design Procedure**

A basic sample-and-hold circuit consists of a voltage source (DAC in this case), a switch, a capacitor, and a buffer. As the name implies, this circuit has two modes of operation: *sample* and *hold*. In sample mode, the switch is closed connecting the DAC output to the hold capacitor,  $C_H$ . In hold mode, the switch opens, disconnecting the DAC output from  $C_H$ . Thus, the final output is held to the sampled value because of the charge stored on hold capacitor  $C_H$ . The output buffer is needed for delivering the required current. In a practical circuit, the switch leakage and the amplifier bias current make the capacitor drift from the stored value. Therefore, the sample-and-hold circuit must be refreshed, even if the DAC value does not change. The key design parameters of a sample-and-hold circuit are charge injection and voltage droop.

#### *9.2.2.1 Charge Injection*

During the sample-to-hold transition, a small amount of charge is injected onto the hold capacitor, mostly because of the stray capacitance of the switch that creates small level changes when transitioning between states. The resulting dc offset is typically referred to as pedestal error. This error contributes to the offset error of the system. The pedestal error,  $\Delta V_{\text{OUT}}$ , is the measured offset voltage resulting from charge injection when the switch transitions to hold state.  $\Delta V_{\text{OUT}}$  is related to charge injection through Equation 2.

$$
\Delta V_{\text{OUT}} = \frac{Q}{C} \tag{2}
$$

where

- Q is the injected charge coulombs.
- C is the value of the hold capacitor in farads.

In most solid-state switch data sheets, charge injection is graphed with respect to supply voltage, analog input, or temperature. A charge injection value of 3 pC is typical in many solid-state switches under the conditions: 25°C, 5-V supply, and 0-V analog input.

#### *9.2.2.2 Voltage Droop*

In hold mode, the voltage across  $C_H$  that usually remains constant suffers a droop because of the leakage resistance of the switch and the amplifier bias current. A simplified equation for calculating the voltage droop is given by Equation 3

$$
\frac{\Delta V}{\Delta t} = \frac{\left(l_{\text{LEAK}} + l_{\text{BIAS}}\right)}{C} \tag{3}
$$

where

- $I_{LEAK}$  is the leakage current through the switch in amperes.
- $I_{B|AS}$  is the bias current of the amplifier in amperes.
- C is the value of the hold capacitance in farads.



#### *9.2.2.3 Output Offset Error*

The output offset error of a sample-and-hold channel is the cumulative error contributed by the DAC offset error, amplifier offset error, and sample-and-hold pedestal error due to charge injection. The amplifier offset error can be made negligible by choosing a low-offset amplifier, such as the [OPA4317](http://www.ti.com/product/OPA4317). The OPA4317 has a maximum offset error of 0.1 mV. The DAC80501 has a maximum offset error of ±1.5 mV. Thus, to achieve a total offset error less than ±3 mV, limit the offset error contributed by the sample-and-hold circuit to ±1.5 mV.

Considering the bias current of 300 pA in the OPA4317, and a typical switch leakage current of 1 nA, a 2‑nF hold capacitor results in a droop rate of 0.65 V/s. When the sample-and-hold circuit refreshes at a rate of more than 100 µs, the voltage droop is 65 µV. This small offset error can be ignored for the simplicity of calculation. Thus, the only contributor to the sample-and-hold offset error is the pedestal error. For a charge injection of 3 pC and a pedestal error of 1.5 mV, the value of the hold capacitor is calculated as 2 nF, according to [Equation](#page-33-0) [2](#page-33-0). A capacitive load of 2 nF can be handled by the DAC80501. The switch-on resistance and optional series resistance  $R_S$  further helps in the stability of the DAC output amplifier.  $R_S$  can be omitted for better settling time.

#### *9.2.2.4 Switch Selection*

The switch in the design must feature low on-state resistance and low off leakage, and must conduct rail-to-rail analog signals. Very low charge injection is also a primary factor for selecting the switch. The [TS12A4515](http://www.ti.com/product/TS12A4515) are single pole and single throw (SPST), low-voltage, single-supply CMOS analog switches with 20-Ω on-state resistance, 3 pC of charge-injection (5-V supply), and an off-Leakage current value of 1 nA.

#### *9.2.2.5 Amplifier Selection*

The key parameters for the amplifier in this system are low offset voltage and low input bias current. The OPA4317 is a quad amplifier that has a max offset voltage of 100 µV and a max bias current of 300 pA. As a result of the quad package, less board area is used.

#### *9.2.2.6 Hold Capacitor Selection*

Use a hold capacitor that has high insulation resistance, low temperature coefficient, and low dielectric absorption. Low temperature coefficient NP0/C0G ceramic capacitors are a great choice for this purpose. As calculated in [Equation 2,](#page-33-0) a 2-nF capacitor provides a total offset error of  $\pm 3$  mV per channel.

#### **9.2.3 Application Curves**



**Figure 9-2. Sample-and-Hold Pedestal Error With 3-pC Charge Injection**



### <span id="page-35-0"></span>**9.3 Power Supply Recommendations**

The DACx0501 operate within the specified VDD supply range of 2.7 V to 5.5 V. The DACx0501 do not require specific supply sequencing.

The VDD supply must be well regulated and low noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, include a 1-μF to 10-μF capacitor and 0.1-μF bypass capacitor. The current consumption on the VDD pin, the short-circuit current limit, and the load current for the device is listed in *[Section 7.5](#page-4-0)*. The power supply must meet the aforementioned current requirements.

## **9.4 Layout**

#### **9.4.1 Layout Guidelines**

A precision analog component requires careful layout. The following list provides some insight into good layout practices.

- Bypass the VDD to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1-µF to 0.22-µF ceramic capacitor, with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic-type NP0 or X7R for optimal performance across temperature, and a very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins of the DACx0501 devices. The separation of analog and digital blocks minimizes coupling into neighboring blocks, as well as interaction between analog and digital return currents.



### **9.4.2 Layout Example**

**Figure 9-3. Layout Example**

<span id="page-36-0"></span>

# **10 Device and Documentation Support**

#### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

For related documentation see the following: Texas Instruments, *[DAC80501EVM](https://www.ti.com/lit/pdf/SLAU795)* user's guide

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

#### **10.4 Trademarks**

TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **10.6 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

#### **11 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**





**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Nov-2024

**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





# **PACKAGE MATERIALS INFORMATION**



www.ti.com 5-Nov-2024





www.ti.com 5-Nov-2024

# **PACKAGE MATERIALS INFORMATION**





# **PACKAGE MATERIALS INFORMATION**



www.ti.com 5-Nov-2024





# **PACKAGE OUTLINE**

# **DGS0010A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# **EXAMPLE BOARD LAYOUT**

# **DGS0010A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **DGS0010A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PACKAGE OUTLINE**

# **DQF0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **DQF0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **EXAMPLE STENCIL DESIGN**

# **DQF0008A WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated