

DLPC8445 and DLPC8445V High-Resolution Controllers

1 Features

- DLPC8445 and DLPC8445V controller using the DLP472TP digital micromirror device (DMD) support
 - Up to 4K UHD at 60Hz
 - Up to 1080p at 240Hz (2D) and 120Hz (3D)
- Provide a single V-by-One® HS video input port with one, two, four, or eight lanes
 - Up to 600MHz Pixel clock support
 - Up to 3.0Gbps per input transmission rate
- Input formats supported
 - RGB and YCbCr
 - 4:4:4, 4:2:2
- Internal Arm® processor
 - 52 configurable GPIOs
 - PWM generator
 - Capture and delay timers
 - USB 2.0 high-speed controller
 - SPI controllers
 - I²C controllers
 - UART and interrupt controllers
- Warping engine
 - 1D and 2D keystone correction
 - Embedded partial frame memory for video processing
- Additional image processing
 - Overlap color support (DLPC8445V only)
 - Variable refresh rate (VRR) support
 - DynamicBlack
 - HDR10 (PQ and HLG) support
 - Frame rate multiplication
 - Color coordinate adjustment
 - White color temperature adjustment
 - Programmable degamma
 - Read-side spatial-temporal multiplexing
 - Integrated support for 3-D display
 - Rolling buffer for reduced frame latency
- Splash screen display
- Serial flash for µP and PWM sequences
- System control
 - DMD power and reset driver control
 - DMD horizontal and vertical image flip
- JTAG boundary scan test support
- Supports LED- and laser-based projector systems

2 Applications

- Mobile smart TV
- Mobile projector
- Digital signage
- Laser TV


3 Description

The DLPC8445 and DLPC8445V are digital display controllers for the TI DLP® Products 4K UHD display chipsets. The display controller, together with the DLP472TP DMD and the DLPA3085 or DLPA3082 power management integrated circuit, comprise the chipset. This solution fits display systems that require high resolution and high brightness in a small form factor. For reliable operation, the DLPC8445 or DLPC8445V display controller must always be used with the DLP472TP DMD and the DLPA3085 or DLPA3082 PMIC per application.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE
DLPC8445AMD	FCCSP (484)	9.00mm × 9.00mm
DLPC8445VAMD	FCCSP (484)	9.00mm × 9.00mm

For more information, see the Mechanical, Packaging, and Orderable sections



4K UHD Display Chipset



Table of Contents

	F	4
	Features	
	Applications	
	Description	
4	Pin Configuration and Functions	
	4.1 Initialization, Board Level Test, and Debug	
	4.2 V-by-One Interface Input Data and Control	5
	4.3 FPD Link Port(s) Input Data and Control (Not	
	Supported in DLPC8445 and DLPC8445V)	6
	4.4 DSI Input Data and Clock (Not Supported in	
	DLPC8445 and DLPC8445V)	
	4.5 DMD SubLVDS Interface	
	4.6 DMD Reset and Low-Speed Interfaces 1	0
	4.7 Flash Interface	0
	4.8 Peripheral Interfaces1	
	4.9 GPIO Peripheral Interface1	2
	4.10 Clock and PLL Support1	6
	4.11 Power and Ground1	
	4.12 I/O Type Subscript Definition1	
	4.13 Internal Pullup and Pulldown Characteristics1	9
5	Specifications2	
	5.1 Absolute Maximum Ratings2	20
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions2	
	5.4 Thermal Information2	
	5.5 Power Electrical Characteristics2	
	5.6 Pin Electrical Characteristics2	
	5.7 DMD SubLVDS Interface Electrical Characteristics2	26
	5.8 DMD Low Speed Interface Electrical	
	Characteristics2	
	5.9 V-by-One Interface Electrical Characteristics 2	
	5.10 USB Electrical Characteristics2	
	5.11 System Oscillator Timing Requirements3	
	5.12 Power Supply and Reset Timing Requirements 3	31
	5.13 V-by-One Interface General Timing	
	Requirements3	
	5.14 Flash Interface Timing Requirements3	
	5.15 Source Frame Timing Requirements3	34

5. To Synchronous Senai Port Interface Timing	
Requirements	35
5.17 I2C Interface Timing Requirements	37
5.18 Programmable Output Clock Timing	
Requirements	38
5.19 JTAG Boundary Scan Interface Timing	
Requirements (Debug Only)	39
5.20 DMD Low Speed Interface Timing Requirement	nts <mark>40</mark>
5.21 DMD SubLVDS Interface Timing Requirement	s 40
6 Detailed Description	41
6.1 Overview	41
6.2 Functional Block Diagram	41
6.3 Feature Description	42
7 Power Supply Recommendations	5 <mark>5</mark>
7.1 System Power-Up and Power-Down Sequence	<mark>55</mark>
7.2 DMD Fast Park Control (PARKZ)	57
7.3 Power Supply Management	58
7.4 Hot Plug Usage	
7.5 Power Supplies for Unused Input Source	
Interfaces	58
7.6 Power Supplies	58
8 Layout	59
8.1 Layout Guidelines	<mark>59</mark>
8.2 Thermal Considerations	65
9 Device and Documentation Support	
9.1 Third-Party Products Disclaimer	<mark>66</mark>
9.2 Documentation Support	
9.3 Receiving Notification of Documentation Update	es <mark>66</mark>
9.4 Support Resources	<mark>66</mark>
9.5 Device Nomenclature	67
9.6 Trademarks	67
9.7 Electrostatic Discharge Caution	67
9.8 Glossary	
10 Revision History	<mark>68</mark>
11 Mechanical, Packaging, and Orderable	
Information	<mark>68</mark>



4 Pin Configuration and Functions




Figure 4-1. AMD Package 484-Pin FCCSP Top View

4.1 Initialization, Board Level Test, and Debug

Table 4-1. Initialization, Board Level Test, and Debug

P	PIN		DESCRIPTION
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
PROJ_ON	AP2	11	Normal mirror parking request (active low): To be driven by the PROJ_ON output of the host. A logic low on this signal causes the Controller to PARK the DMD, but it does not power down the DMD (the DLPA does that instead). The minimum high time is 200ms. The minimum low time is 200ms.
RESETZ	P2	11	Power-on reset (active low input with a hysteresis buffer). Self-configuration starts when a low-to-high transition is detected on RESETZ. All controller power and clocks must be stable before this reset is de-asserted. No signals are in their active state while RESETZ is asserted. This pin is typically connected to the RESETZ pin of the DLPA PMIC.
PARKZ	AR1	11	DMD fast park control (active low Input with a hysteresis buffer). This signal is used to quickly park the DMD when loss of power is imminent. The longest lifetime of the DMD may not be achieved with the fast park operation; therefore, this signal is intended to only be asserted when a normal park operation is unable to be completed. The PARKZ signal is typically provided from the DLPA interrupt output signal.
JTAGTCK	V24	12	JTAG and ARM-ICE Serial Data Clock. This signal is shared between JTAG and ARM-ICE (TI test only), operation. Includes a weak internal pulldown
JTAGTMS1	U23	12	JTAG Test Mode Select. Includes a weak internal pullup

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



Table 4-1. Initialization, Board Level Test, and Debug (continued)

PIN		I/O (1)	DECORPORTOR	
NAME	NO.	1/0 (1)	DESCRIPTION	
JTAGTMS2	W25	12	ARM-ICE Test Mode Select For normal operation, this pin must be left open or unconnected. Includes a weak internal pullup	
JTAGTRSTZ	AA25	12	JTAG, ARM-ICE Reset. For normal operation, this pin must be pulled to ground through an external resistor with a value $8k\Omega$ or less. Failure to pull this pin low during normal operation causes start-up and initialization problems. For JTAG Boundary Scan and ARM-ICE Debug operation, this pin must be pulled up or left disconnected. Includes a weak internal pullup and hysteresis	
JTAGTDI	Y24	12	JTAG, ARM-ICE, and CPU MBIST: Serial Data In. Includes weak internal pullups	
JTAGTDO1	V22	B14	JTAG Serial Data Out	
JTAGTDO2	W23	B14	ARM-ICE Serial Data Out. For normal operation, this pin requires an external pullup resistor with a value of $\leq 9.15 k\Omega$.	
ETM_TRACECLK	U25	014	Reserved Pin, must be left unconnected.	
ETM_TRACECTL	T24	O14	Reserved Pin, must be left unconnected.	
TSTPT_0	T22	B14	Test pin 0 This pin has an internal pulldown and may require an external pullup resistor (no pullup: Normal Boot, pullup: Wait for Host commands) with a value of ≤ 9.15 kΩ.	
TSTPT_1	R25	B14	Test pin 1 This pin has an internal pulldown for Normal Boot operation.	
TSTPT_2	R23	B14	Test pin 2 This pin has an internal pulldown and may require an external pullup resistor (no pullup: I^2C address = $0x36$, pullup: I^2C address = $0x36$) with a value of $\le 9.15k\Omega$.	
TSTPT_3	P24	B14	Test pin 3 This pin has an internal pulldown and may require an external pullup resistor (no pullup: Host interface is USB or I ² C, pullup: Host interface is I ² C only) with a value of $\leq 9.15 \mathrm{k}\Omega$.	
TSTPT_4	N25	B14	Test pin 4 This pin has an internal pulldown resistor.	
TSTPT_5	P22	B14	Test pin 5 This pin has an internal pulldown resistor.	
TSTPT_6	N23	B14	Test pin 6 This pin has an internal pulldown resistor.	
TSTPT_7	M24	B14	Test pin 7 This pin has an internal pulldown resistor.	
GPTP0	AA23	B13	General Purpose Test pin 0 This pin has an internal pulldown and may require an external pullup resistor (no pullup: external crystal, pullup: external clock) with a value of $\leq 9.15 \mathrm{k}\Omega$.	
GPTP1	AB22	B13	General Purpose Test pin 1 This pin has an internal pulldown resistor.	
GPTP2	AC25	B13	General Purpose Test pin 2 This pin has an internal pulldown resistor.	
ATB_0_H	AH4	PWR	Reserved Pin, must be left unconnected.	
ATB_1_H	AJ5	PWR	Reserved Pin, must be left unconnected.	
ATEST	G13	PWR	Reserved Pin, must be left unconnected.	
CAP_VDDS_FLSH	AD22	PWR	External bias capacitance	
CAP_VDDS_INTF	AJ21	PWR	External bias capacitance	
IFORCE	L3	PWR	Manufacturing use only. Must be tied to ground.	
VSENSE	K2	PWR	Reserved Pin, must be left unconnected.	
	-	-	•	

Table 4-1. Initialization, Board Level Test, and Debug (continued)

PIN		I/O ⁽¹⁾	DESCRIPTION	
NAME	NO.	1/0 (1)	1,0 (1)	DESCRIPTION
HWTEST_EN	Y22	12	Reserved Pin. This signal must be connected directly to ground on the PCB for normal operation. Includes a weak internal pulldown and hysteresis	

(1) See Section 4.12 for more information on I/O definitions.

4.2 V-by-One Interface Input Data and Control

PIN		I/O (1)	DESCRIPTION (2) (3) (4)	
NAME	NO.		DESCRIPTION (-) (4) (1)	
P1_VX1_D0_P	AV8			
P1_VX1_D0_N	AU9			
P1_VX1_D1_P	BB8			
P1_VX1_D1_N	AY8			
P1_VX1_D2_P	BA9			
P1_VX1_D2_N	AW9			
P1_VX1_D3_P	BB10			
P1_VX1_D3_N	AY10	I.E	Why One interfere data lance	
P1_VX1_D4_P	BA11	— I5	V-by-One interface data lanes	
P1_VX1_D4_N	AW11			
P1_VX1_D5_P	AV12			
P1_VX1_D5_N	AU13			
P1_VX1_D6_P	BB12			
P1_VX1_D6_N	AY12			
P1_VX1_D7_P	BA13			
P1_VX1_D7_N	AW13			
P1_HTPDN	AN3	O10	V-by-One interface hot plug detects (controller receiver pulls this signal low to indicate its presence to the transmitter). This signal is an open drain at the controller output. A pullup resistor is required at the transmitter.	
P1_LOCKN	AM4	O10	A V-by-One interface clock detects lock (controller receiver pulls this signal low to indicate clock extraction lock to the transmitter). This signal is an open drain at the controller output. A pullup resistor is required at the transmitter.	
P1_RREF	AU11	PWR	V-by-One bias resistor input	

⁽¹⁾ See I/O Type Subscript Definition for more information on I/O definitions.

⁽²⁾ The system supports 1-lane, 2-lane, 4-lane, or 8-lane operation, based on the bandwidth requirement of the input source. The inputs for any unused data lanes must be left open.

⁽³⁾ The V-by-One port supports limited lane remapping to help optimize board layout. The details are described in V-by-One Interface.

⁽⁴⁾ In this document, the terms V-by-One and Vx1 are used interchangeably.



4.3 FPD Link Port(s) Input Data and Control (Not Supported in DLPC8445 and DLPC8445V)

PIN		I/O (1)	DECORIDE (2) (3) (4)	
NAME	NO.		DESCRIPTION ^{(2) (3) (4)}	
P2A_LVDS_C_P	BA17	14	Decembed	
P2A_LVDS_C_N	AW17	14	Reserved	
P2A_LVDS_D0_P	BA15	14		
P2A_LVDS_D0_N	AW15	14		
P2A_LVDS_D1_P	BB16	14		
P2A_LVDS_D1_N	AY16	14		
P2A_LVDS_D2_P	AV16	14	- Reserved	
P2A_LVDS_D2_N	AU15	14	Reserved	
P2A_LVDS_D3_P	BB18	14		
P2A_LVDS_D3_N	AY18	14		
P2A_LVDS_D4_P	AV18	14		
P2A_LVDS_D4_N	AU17	14		
P2A_LVDS_RPI	AT16	PWR	Reserved	
P2B_LVDS_C_P	BA21	14	Reserved	
P2B_LVDS_C_N	AW21	14	Reserved	
P2B_LVDS_D0_P	BB20	14		
P2B_LVDS_D0_N	AY20	14		
P2B_LVDS_D1_P	AV20	14		
P2B_LVDS_D1_N	AU19	14		
P2B_LVDS_D2_P	AV22	14	- Reserved	
P2B_LVDS_D2_N	AU21	14	Reserved	
P2B_LVDS_D3_P	BB22	14		
P2B_LVDS_D3_N	AY22	14		
P2B_LVDS_D4_P	BA23	14		
P2B_LVDS_D4_N	AW23	14		
P2B_LVDS_RPI	AT20	PWR	Reserved	

- (1) See Section 4.12 for more information on I/O definitions.
- (2) Throughout this document, the terms FPD and FPD Link refer to FPD Link I.
- (3) Tie the inputs for any unused port(s) to ground, or pull to ground through an external resistor.
- If only one of these two ports is needed, either port can be used, with the other port to be treated as an unused port.

Product Folder Links: DLPC8445

Copyright © 2024 Texas Instruments Incorporated



4.4 DSI Input Data and Clock (Not Supported in DLPC8445 and DLPC8445V)

PIN		I/O (1)	DESCRIPTION ⁽²⁾
NAME	NO.	1 1/0 (1)	DESCRIPTION -/
P3_DSI_C_P	BB6	16	Reserved
P3_DSI_C_N	AY6	16	neselveu
P3_DSI_D0_P	BA5	16	
P3_DSI_D0_N	AW5	16	
P3_DSI_D1_P	BB4	16	
P3_DSI_D1_N	AY4	16	Reserved
P3_DSI_D2_P	AV4	16	Reserved
P3_DSI_D2_N	AU5	16	
P3_DSI_D3_P	BA3	16	
P3_DSI_D3_N	AW3	16	
P3_DSI_RCALIB	AV6	PWR	Reserved

⁽¹⁾ See Section 4.12 for more information on I/O definitions.

⁽²⁾ Tie the inputs for any unused port(s) to ground, or pull to ground through an external resistor.



4.5 DMD SubLVDS Interface

Table 4-2. DMD SubLVDS Interface

PIN		(1)	
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
DMD_HS0_CLK_P	B6	O15	Observat O DMD Ostativing
DMD_HS0_CLK_N	D6	O15	Channel 0 DMD SubLVDS clock lane
DMD_HS0_WDATA0_P	A3	O15	
DMD_HS0_WDATA0_N	C3	O15	
DMD_HS0_WDATA1_P	F4	O15	
DMD_HS0_WDATA1_N	E5	O15	
DMD_HS0_WDATA2_P	B4	O15	
DMD_HS0_WDATA2_N	D4	O15	
DMD_HS0_WDATA3_P	A5	O15	
DMD_HS0_WDATA3_N	C5	O15	Channel O DMD Cubl VDC data land
DMD_HS0_WDATA4_P	F6	O15	Channel 0 DMD SubLVDS data lane
DMD_HS0_WDATA4_N	E7	O15	
DMD_HS0_WDATA5_P	A7	O15	
DMD_HS0_WDATA5_N	C7	O15	
DMD_HS0_WDATA6_P	F8	O15	
DMD_HS0_WDATA6_N	E9	O15	
DMD_HS0_WDATA7_P	B8	O15	
DMD_HS0_WDATA7_N	D8	O15	
DMD_HS1_CLK_P	A13	O15	Channel 4 DMD Subl VDS alask land
DMD_HS1_CLK_N	C13	O15	Channel 1 DMD SubLVDS clock lane
DMD_HS1_WDATA0_P	B10	O15	
DMD_HS1_WDATA0_N	D10	O15	
DMD_HS1_WDATA1_P	A11	O15	
DMD_HS1_WDATA1_N	C11	O15	
DMD_HS1_WDATA2_P	F10	O15	
DMD_HS1_WDATA2_N	E11	O15	
DMD_HS1_WDATA3_P	B12	O15	
DMD_HS1_WDATA3_N	D12	O15	Channel 1 DMD SubLVDS data lane
DMD_HS1_WDATA4_P	B14	O15	- Charmer i divid Sublyds data iane
DMD_HS1_WDATA4_N	D14	O15	
DMD_HS1_WDATA5_P	F12	O15	
DMD_HS1_WDATA5_N	E13	O15	
DMD_HS1_WDATA6_P	A15	O15	
DMD_HS1_WDATA6_N	C15	O15	
DMD_HS1_WDATA7_P	F14	O15	
DMD_HS1_WDATA7_N	E15	O15	
DMD_HS2_CLK_P	A19	O15	Channel 2 DMD SubLVDS clock lane
DMD_HS2_CLK_N	C19	O15	Official Field Subly Do Glock fails

Table 4-2. DMD SubLVDS Interface (continued)

PIN		uo (1)	PERCENTION
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
DMD_HS2_WDATA0_P	A17	O15	
DMD_HS2_WDATA0_N	C17	O15	
DMD_HS2_WDATA1_P	F16	O15	
DMD_HS2_WDATA1_N	E17	O15	
DMD_HS2_WDATA2_P	B18	O15	
DMD_HS2_WDATA2_N	D18	O15	
DMD_HS2_WDATA3_P	F18	O15	
DMD_HS2_WDATA3_N	E19	O15	Channel C DMD Cubl VDC data land
DMD_HS2_WDATA4_P	B20	O15	Channel 2 DMD SubLVDS data lane
DMD_HS2_WDATA4_N	D20	O15	
DMD_HS2_WDATA5_P	A21	O15	
DMD_HS2_WDATA5_N	C21	O15	
DMD_HS2_WDATA6_P	F20	O15	
DMD_HS2_WDATA6_N	E21	O15	
DMD_HS2_WDATA7_P	B22	O15	
DMD_HS2_WDATA7_N	D22	O15	
DMD_HS3_CLK_P	H24	O15	Channel 2 DMD Cubl V/DC alcaly large
DMD_HS3_CLK_N	J25	O15	Channel 3 DMD SubLVDS clock lane
DMD_HS3_WDATA0_P	B24	O15	
DMD_HS3_WDATA0_N	C25	O15	
DMD_HS3_WDATA1_P	D24	O15	
DMD_HS3_WDATA1_N	E25	O15	
DMD_HS3_WDATA2_P	F22	O15	
DMD_HS3_WDATA2_N	E23	O15	
DMD_HS3_WDATA3_P	F24	O15	
DMD_HS3_WDATA3_N	G25	O15	Channel 2 DMD Cubl V/DC data land
DMD_HS3_WDATA4_P	H22	O15	Channel 3 DMD SubLVDS data lane
DMD_HS3_WDATA4_N	G23	O15	
DMD_HS3_WDATA5_P	K24	O15	
DMD_HS3_WDATA5_N	L25	O15	
DMD_HS3_WDATA6_P	K22	O15	
DMD_HS3_WDATA6_N	J23	O15	
DMD_HS3_WDATA7_P	M22	O15	
DMD_HS3_WDATA7_N	L23	O15	

⁽¹⁾ See Section 4.12 for more information on I/O definitions.



4.6 DMD Reset and Low-Speed Interfaces

PIN		I/O (1)	DESCRIPTION
NAME	NO.		DESCRIPTION
DMD_LS0_CLK_P	F2	O15	DMD low-speed differential interface, Port 0 Clock
DMD_LS0_CLK_N	E1	O15	Dividiow-speed differential interface, For 0 Clock
DMD_LS0_WDATA_P	B2	O15	DMD low-speed differential interface, Port 0 Write Data
DMD_LS0_WDATA_N	C1	O15	Dividiow-speed differential interface, For 0 write data
DMD_LS1_CLK	G1	O12	DMD low-speed single-ended interface, Port 1 Clock
DMD_LS1_WDATA	E3	O12	DMD low-speed single-ended interface, Port 1 Write Data
DMD_LS2_CLK	H2	O12	DMD low-speed single-ended interface, Port 2 Clock
DMD_LS2_WDATA	G3	O12	DMD low-speed single-ended interface, Port 2 Write Data
DMD_LS0_RDATA	H4	I1	DMD, low speed single ended serial interface, Port 0 Read Data (2)
DMD_LS1_RDATA	J3	l1	DMD, low-speed single-ended serial interface, Port 1 Read Data ⁽²⁾ . If this port is not used, this signal requires an external pullup or pulldown to keep this input from floating.
DMD_LS2_RDATA	M4	l1	DMD, low-speed single-ended serial interface, Port 2 Read Data ⁽²⁾ . If this port is not used, this signal requires an external pullup or pulldown to keep this input from floating.
DMD_LS3_RDATA	K4	I1	DMD, low-speed single-ended serial interface, Port 3 Read Data ⁽²⁾ . If this port is not used, this signal requires an external pullup or pulldown to keep this input from floating.
DMD_DEN_ARSTZ	J1	O10	DMD driver enable signal / Active Low Asynchronous Reset ('1' = Enabled, '0' = Reset) This signal is driven low after the DMD is parked and before power is removed from the DMD. If the 1.8V power to the controller is independent of the 1.8V power to the DMD, then an external pulldown resistor must be used to hold the signal low in the event the controller power is inactive while DMD power is applied.

- (1) See Section 4.12 for more information on I/O definitions.
- (2) All control interface reads make use of single-ended low-speed signals. The read data is clocked by the low-speed differential write clock.

4.7 Flash Interface

PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME	NO.		DESCRIF HON		
FLSH_CSZ	AG23	B16	Chip select: Boot FLASH Only (Boot FLASH must use this chip select)		
FLSH_CLK	AG25	B16	Flash Clock		
FLSH_DATA0	AH22	B16	Address bit 0 (LSB)		
FLSH_DATA1	AH24	B16	Address bit 1		
FLSH_DATA2	AJ25	B16	Address bit 2		
FLSH_DATA3	AJ23	B16	Address bit 3		

(1) See Section 4.12 for more information on I/O definitions.



4.8 Peripheral Interfaces

PIN		I/O (1)	DESCRIPTION			
NAME	NO.		DESCRIPTION			
IIC0_SCL	AL25	B18	I2C Port 0 (Primary-Secondary), Typically Secondary for Host Command and			
IIC0_SDA	AK24	B18	Control to Controller, SCL (bidirectional, open-drain): An external pullup is required. The minimum acceptable value for this pullup is 470Ω.			
SSP0_DO	AP24	O17	SSP/SPI Port 0 Data Out (Primary): Transmit data pin.			
SSP0_DI	AN23	13	SSP/SPI Port 0 Data In (Primary): Receive data pin.			
SSP0_CLK	AN25	017	SSP/SPI Port 0 Clock (Primary): Clock pin.			
SSP0_CSZ_0	AM22	O17	SPI Port 0 chip select 0 (Primary): Chip select (Active Low). An external pullup resistor ($\leq 10 \text{k}\Omega$) is suggested to avoid a floating chip select input to the external device.			
USB_DAT_P	AU1	B7	- USB OTG Data Lane			
USB_DAT_N	AW1	B7	- USB OTG Data Lane			
USB_VBUS	AP4	B7	USB OTG 5V Power Supply Detection			
USB_ID	AT2	17	USB OTG Mini Receptacle Identification.			
USB_TXRTUNE	AR3	PWR	RTTRIM USB OTG Reference Resistor: An external reference resistor, for calibrating the on-chip resistors, must be connected with a value of 499Ω .			
HOST_IRQ	AK22	O17	Host interrupt (output): HOST_IRQ indicates when the DLPC auto-initialization is in progress and most importantly when it completes. The HOST_IRQ also toggles during command handling to indicate when the execution is in progress. This pin is tristated during reset. An external pullup must be included on this signal.			

Product Folder Links: DLPC8445

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

⁽¹⁾ See Section 4.12 for more information on I/O definitions.



4.9 GPIO Peripheral Interface

Table 4-3. GPIO Peripheral Interface

PIN		1/2/1)			
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION ^{(2) (3) (4)}		
GPIO_00	AR25	B17	General purpose I/O 00: Options: 1. Alt 0: SSP1_SCLK (O-P/I-S) 2. Alt 1: XY_IF_SCLK (I) 3. SW GPIO (B)		
GPIO_01	AU25	B17	General purpose I/O 01: Options: I. Alt 0: SSP1_DI (I) I. Alt 1: XY_IF_DI(I) I. SW GPIO (B)		
GPIO_02	AW25	B17	General purpose I/O 02: Options: 1. Alt 0: SSP1_DO (O) 2. Alt 1: XY_IF_DO (O) 3. SW GPIO (B)		
GPIO_03	AT24	B17	General purpose I/O 03: Options: 1. Alt 0: SSP1_CSZ_0 (O-P/I-S) 2. Alt 1: XY_IF_CSZ (I) 3. SW GPIO (B)		
GPIO_04	AV24	B17	General purpose I/O 04: Options: 1. Alt 0: SSP1_CSZ_1 (O-P/I-S) 2. Alt 1: N/A 3. SW GPIO (B)		
GPIO_05	AR23	B17	General purpose I/O 05: Options: 1. Alt 0: SSP1_CSZ_2 (O-P/I-S) 2. Alt 1: N/A 3. SW GPIO (B)		
GPIO_06	AP22	B17	General purpose I/O 06: Options: 1. Alt 0: SSP0_BCSZ (O-P/I-S) 2. Alt 1: SSP1_BCSZ (O-P/I-S) 3. SW GPIO (B)		
GPIO_07	AL23	B17	General purpose I/O 07: Options: 1. Alt 0: IIC1_SCL (B) 2. Alt 1: N/A 3. SW GPIO (B)		
GPIO_08	AM24	B17	General purpose I/O 08: Options: 1. Alt 0: IIC1_SDA (B) 2. Alt 1: N/A 3. SW GPIO (B)		
GPIO_09	N3	B10	General purpose I/O 09: Options: 1. Alt 0: WPC_COLOR_SENSOR_VSYNC(O) 2. Alt 1: MEMAUX_1(O) 3. SW GPIO (B)		
GPIO_10	P4	В9	General purpose I/O 10: Options: 1. Alt 0: UART1_RSTZ (O) 2. Alt 1: N/A 3. SW GPIO (B)		

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



PIN		I/O ⁽¹⁾	DESCRIPTION ^{(2) (3) (4)}			
NAME	NO.	1/0(1)	DESCRIPTION (-7 (-7 (-7)			
GPIO_11	Т4	B10	General purpose I/O 11: Options: 1. Alt 0: UART1_CTSZ(I) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_12	V4	B10	General purpose I/O 12: Options: 1. Alt 0: DMD_PWR_EN (O) 2. Alt 1: RC_CHARGE (O) 3. SW GPIO (B)			
GPIO_13	AD24	B14	General purpose I/O 13: Options: 1. Alt 0: PAUX0 (O) 2. Alt 1: LED_SEL0 (O) 3. SW GPIO (B)			
GPIO_14	AC23	B14	General purpose I/O 14: Options: 1. Alt 0: PAUX1 (O) 2. Alt 1: LED_SEL1 (O) 3. SW GPIO (B)			
GPIO_15	AE25	B14	General purpose I/O 15: Options: 1. Alt 0: PAUX2 (O) 2. Alt 1: LED_SEL2 (O) 3. SW GPIO (B)			
GPIO_16	AE23	B14	General purpose I/O 16: Options: 1. Alt 0: PAUX3 (O) 2. Alt 1: LED_SEL3 (O) 3. SW GPIO (B)			
GPIO_17	AF24	B13	General purpose I/O 17: Options: 1. Alt 0: PAUX4 (O) 2. Alt 1: LED_SEL4 (O) 3. SW GPIO (B)			
GPIO_18	AF22	B13	General purpose I/O 18: Options: 1. Alt 0: PAUX5 (O) 2. Alt 1: LED_SEL5 (O) 3. SW GPIO (B)			
GPIO_19	R1	B10	General purpose I/O 19: Options: 1. Alt 0: PAUX6 (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_20	R3	B10	General purpose I/O 20: Options: 1. Alt 0: PAUX7 (O) 2. Alt 1: SL_Trigger (I) 3. SW GPIO (B)			
GPIO_21	U1	B10	General purpose I/O 21: Options: 1. Alt 0: PAUX8 (O) 2. Alt 1: N/A 3. SW GPIO (B)			



PIN		I/O ⁽¹⁾	DESCRIPTION ^{(2) (3) (4)}			
NAME	NO.		General purpose I/O 22:			
GPIO_22	Т2	B9	Options: 1. Alt 0: PAUX9 (O) 2. Alt 1: CW_INDEX0 (I) 3. SW GPIO (B)			
GPIO_23	U3	B10	General purpose I/O 23: Options: I. Alt 0: PAUX10 (O) 2. Alt 1: PWM_OUT_CW0 (O) 3. SW GPIO (B)			
GPIO_24	W1	B10	General purpose I/O 24: Options: 1. Alt 0: PAUX11 (O) 2. Alt 1: PWM_OUT_CW1 (O) 3. SW GPIO (B)			
GPIO_25	V2	B10	General purpose I/O 25: Options: 1. Alt 0: PWM_OUT_RLED (O) 2. Alt 1: CMP_MSEL_0 (O) 3. SW GPIO (B)			
GPIO_26	W3	B10	General purpose I/O 26: Options: 1. Alt 0: PWM_OUT_GLED (O) 2. Alt 1: CMP_PWM (O) 3. SW GPIO (B)			
GPIO_27	AA1	B10	General purpose I/O 27: Options: 1. Alt 0: PWM_OUT_BLED (O) 2. Alt 1: CMP_OUT (I) 3. SW GPIO (B)			
GPIO_28	Y4	B10	General purpose I/O 28: Options: 1. Alt 0: PWM_OUT_IRLED (O) 2. Alt 1: LS_PWR (O) 3. SW GPIO (B)			
GPIO_29	Y2	B10	General purpose I/O 29: Options: 1. Alt 0: PWM_OUT_UVLED (O) 2. Alt 1: CW_INDEX_1 (I) 3. SW GPIO (B)			
GPIO_30	AA3	B11	General purpose I/O 30: Options: 1. Alt 0: HBT_CLKOUT (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_31	AB4	B10	General purpose I/O 31: Options: 1. Alt 0: HBT_DO (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_32	AC1	B10	General purpose I/O 32: Options: 1. Alt 0: HBT_CLKIN_0 (I) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_33	AB2	B10	General purpose I/O 33: Options: 1. Alt 0: HBT_DI_0 (I) 2. Alt 1:N/A 3. SW GPIO (B)			



PIN		I/O ⁽¹⁾	DESCRIPTION ^{(2) (3) (4)}			
NAME	NO.	1/0(*/	DESCRIPTION (-7 (-7) (-7)			
GPIO_34	AC3	В9	General purpose I/O 34: Options: 1. Alt 0: HBT_CLKIN_1 (I) 2. Alt 1: GP_CLK2 (O) 3. SW GPIO (B)			
GPIO_35	AD4	B10	General purpose I/O 35: Dptions: . Alt 0: HBT_DI_1 (I) 2. Alt 1: CAL_PWR(O) 3. SW GPIO (B)			
GPIO_36	AE1	B10	General purpose I/O 36: Options: 1. Alt 0: HBT_CLKIN_2 (I) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_37	AD2	B10	General purpose I/O 37: Options: 1. Alt 0: HBT_DI_2 (I) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_38	AE3	B10	General purpose I/O 38: Options: 1. Alt 0: EFSYNC (O)/DASYNC(I) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_39	AG1	B10	General purpose I/O 39: Options: 1. Alt 0: SEQ_SYNC (B - Open Drain) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_40	AF4	B10	General purpose I/O 40: Options: 1. Alt 0: AWC0_DACCLK_0_1 (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_41	AF2	B11	General purpose I/O 41: Options: 1. Alt 0: AWC0_DACCLK_0_1 (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_42	AJ1	B10	General purpose I/O 42: Options: 1. Alt 0: AWC0_DACS_PWMA_0 (O) 2. Alt 1: N/A 3. SW GPIO (B)			
GPIO_43	AG3	B10	General purpose I/O 43: Options: 1. Alt 0: AWC0_DACD_PWMB_0 (O) 2. Alt 1: PWM_OUT_BLED_2 (O) 3. SW GPIO (B)			
GPIO_44	AH2	B10	General purpose I/O 44: Options: 1. Alt 0: AWC0_DACS_PWMA_1 (O) 2. Alt 1: PAUX_INT0 (O) 3. SW GPIO (B)			



PIN		I/O ⁽¹⁾	DECODINE (2) (3) (4)			
NAME	NO.	1/0(1)	DESCRIPTION ^{(2) (3) (4)}			
GPIO_45	AJ3	B10	General purpose I/O 45: Options: 1. Alt 0: AWC0_DACD_PWMB_1 (O) 2. Alt 1: PAUX_INT1 (O) 3. SW GPIO (B)			
GPIO_46	AL1	B10	General purpose I/O 46: Options: 1. Alt 0: N/A 2. Alt 1: PAUX_INT2 (O) 3. SW GPIO (B)			
GPIO_47	AK4	B11	General purpose I/O 47: Options: 1. Alt 0: AWC1_DACCLK_0_1 (O) 2. Alt 1: PAUX_INT3 (O) 3. SW GPIO (B)			
GPIO_48	AK2	B10	General purpose I/O 48: Options: 1. Alt 0: AWC1_DACS_PWMA_0 (O) 2. Alt 1: SF_SEL_0 (O) 3. SW GPIO (B)			
GPIO_49	AN1	B10	General purpose I/O 49: Options: 1. Alt 0: AWC1_DACD_PWMB_0 (O) 2. Alt 1: SF_SEL_1 (O) 3. SW GPIO (B)			
GPIO_50	AL3	B10	General purpose I/O 50: Options: 1. Alt 0: AWC1_DACS_PWMA_1 (O) 2. Alt 1: SF_SEL_2 (O) 3. SW GPIO (B)			
GPIO_51	AM2	B10	General purpose I/O 51: Options: 1. Alt 0: AWC1_DACD_PWMB_1 (O) 2. Alt 1: SF_SEL_3 (O) 3. SW GPIO (B)			

4.10 Clock and PLL Support

	• •			
PIN		I/O ⁽¹⁾	DESCRIPTION	
NAME	NO.			
REFCLK_I	N1	18	Crystal Input: Reference clock crystal input ^{(2) (3)}	
REFCLK_O	L1	O8 Crystal Output: Reference clock crystal output ^{(2) (5)}		
OCLKA	AB24	O14	General Purpose Output Clock A ⁽⁴⁾ Targeted for driving Color Wheel motor controller. Frequency is software programmable, with a power-up default frequency of 0.99MHz. Note: The output frequency is not affected by non-power-up reset operations (that is, the system holds the last programmed value until the system is power cycled).	

- (1) See I/O Table for more information on I/O definitions.
- (2) For more information on this signal see System Oscillator Timing.
- (3) For applications where an external oscillator is used in place of a crystal, use an oscillator to drive this pin.
- (4) For more information on this signal see Programmable Output Clock Timing.
- (5) For applications where an external oscillator is used in place of a crystal, this pin should be grounded.



4.11 Power and Ground

Table 4-4. Power and Ground

PIN		I/O (1)	DESCRIPTION		
NAME	NO.	1/0 (1)	DESCRIPTION		
VDDA18_PLLM	AL11	PWR	1.8V (Nominal) for the Main I/F PLL		
VDDA18_PLLD	J13	PWR	1.8V (Nominal) for the DMD I/F PLL		
VDD_CORE	AA13, AA15, AA21, AB16, AC13, AD6, AD8, AD18, AD20, AE9, AE11, AF14, AF16, AF20, AG7, AH6, AJ11, AL9, AL13, AL17, AL19, K8, K18, L9, L13, M6, M20, N15, N17, T6, T12, T14, T20, U19, V8, V10, Y6, Y20	PWR			
VDDAR_CORE	AB10, AB12, AJ9, AJ13, AJ15, AJ17, AJ19, AK8, N11, N13, P8, P18, R9, R19, W15, W17	PWR			
VDDA_CORE_DSI	AR7	PWR			
VDDA_CORE_FPD	AM16, AM18, AM20	PWR	0.8V (Nominal) Fixed Power for FPD core		
VDDA_CORE_USB	AM6	PWR	0.8V (Nominal) for USB Controller		
VDDA_CORE_Vx1	AM10, AM14	PWR	0.8V (Nominal) Fixed Power for Vx1 core		
VDDA18_DDI	J7, J9, J11, J15, J17, J19	PWR	1.8V (Nominal) Fixed IO Power for SubLVDS DMD Interface		
VDDA18_DSI	AP8	PWR	1.8V (Nominal) for DSI		
VDDA18_FPD	AN15, AP16, AP18, AR19	PWR	1.8V (Nominal) Fixed Power for FPD I/O		
VDDA18_USB	AN7	PWR	1.8V (Nominal) for USB Phy		
VDDA18_Vx1	AM12, AP10, AP14	PWR	1.8V (Nominal) Fixed Power for Vx1 I/O		
VDDA33_USB	AP6	PWR	3.3V (Nominal) for USB Phy		
VDDS18_LVCMOS1	AA5, AE5, AG5, AL5, W5				
VDDS18_LVCMOS2	N21, R21, U21, W21				
VDDS18_OSC	U5	PWR	1.8V (Nominal) Fixed Power for Reference Oscillator I/O		
VDDSHV_FLSH	AC21, AE21	PWR	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for the Quad-Serial Flash Interface		
VDDSHV_INTF	AG21, AL21	PWR	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for SPI and I ² C I/O (including GPIO[8:0]) to support the PAD1000 in place of a PMIC I/O. Also HOST_IRQ.		

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



Table 4-4. Power and Ground (continued)

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.	1/0 (1)	DESCRIPTION
VSS	A1, A9, A23, A25, AA7, AA9, AA17, AA19, AB6, AB8, AB14, AB18, AB20, AC5, AC9, AC11, AC15, AC17, AD12, AD14, AD16, AE13, AE17, AF6, AF8, AF12, AF18, AG9, AG11, AG13, AG17, AG19, AH10, AH14, AH16, AH20, AK6, AK16, AK20, AL7, AL15, AM8, AN5, AN9, AN21, AP12, AP20, AR5, AR9, AR11, AR13, AR15, AR17, AR21, AT4, AT6, AT8, AT10, AT12, AT14, AT18, AT22, AU3, AU7, AU23, AV2, AV10, AV14, AW7, AW19, AY2, AY14, AY24, B16, BA1, BA7, BA19, BA25, BB2, BB14, BB24, C9, C23, D2, D16, G5, G7, G9, G11, G15, G17, G19, G21, H6, H8, H10, H12, H14, H16, H18, H20, J5, J21, K6, K10, K16, K20, L5, L7, L11, L15, L17, M2, M10, M14, M18, N5, N7, P10, P12, P14, P20, R5, R11, R15, R17, T8, T10, T16, U7, U11, U15, U17, V6, V12, V14, V20, W7, W13, W19, Y8, Y10, Y12, Y14, Y18	RTN	Ground, at package level all grounds tie to VSS
VPP	L21	RTN	Manufacturing use only (efuse). Must be tied to ground.

⁽¹⁾ See Section 4.12 for more information on I/O definitions.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



4.12 I/O Type Subscript Definition

I/O			
SUBSCRIPT	DESCRIPTION	SUPPLY REFERENCE	ESD STRUCTURE
1	LVCMOS 1.8V Only	VDDS18_LVCMOS1	ESD diode to supply rail and GND
2	LVCMOS 1.8V Only	VDDS18_LVCMOS2	ESD diode to supply rail and GND
3	LVCMOS 1.8/3.3V	VDDSHV_INTF	ESD diode to supply rail and GND
4	Differential FPD LVDS	VDDA18_FPD	ESD diode to supply rail and GND
5	Differential V-by-One	VDDA18_VX1	ESD diode to supply rail and GND
6	Differential DSI	VDDA18_DSI	ESD diode to supply rail and GND
7	USB 2.0	VDDA18_USB, VDDA33_USB	ESD diode to supply rail and GND
8	Reference Oscillator Input	VDDS18_OSC	ESD diode to supply rail and GND
9	LVCMOS 1.8V Only 6.5mA	VDDS18_LVCMOS1	ESD diode to supply rail and GND
10	LVCMOS 1.8V Only 8mA	VDDS18_LVCMOS1	ESD diode to supply rail and GND
11	LVCMOS 1.8V Only 12mA	VDDS18_LVCMOS1	ESD diode to supply rail and GND
12	LVCMOS 1.8V Only 24mA	VDDS18_LVCMOS1	ESD diode to supply rail and GND
13	LVCMOS 1.8V Only 6.5mA	VDDS18_LVCMOS2	ESD diode to supply rail and GND
14	LVCMOS 1.8V Only 8mA	VDDS18_LVCMOS2	ESD diode to supply rail and GND
15	Differential SubLVDS 1.8V	VDDA18_DDI	ESD diode to supply rail and GND
16	LVCMOS 1.8/3.3V 8mA	VDDSHV_FLSH	ESD diode to supply rail and GND
17	LVCMOS 1.8/3.3V 7.5mA	VDDSHV_INTF	ESD diode to supply rail and GND
18	i ² c 1.8/3.3V3mA@3.3V	VDDSHV_INTF	ESD diode to supply rail and GND
TYPE			
1	Input		
0	Output		
В	Bidirectional	N/A	
PWR	Power		
RTN	Ground return		

4.13 Internal Pullup and Pulldown Characteristics

INTERNAL PULLUP AND PULLDOWN RESISTOR CHARACTERISTICS ⁽¹⁾	CONDITIONS	MIN	MAX	UNIT
Weak pullup resistance - FLSH_CSZ	VDD_FLSH = 3.3V	42	59	kΩ
Weak pullup resistance - SSP0_CSZ_0	VDD_INTF = 3.3V	18	26	kΩ
Weak pullup resistance - JTAGTRSTZ, JTAGTDI, JTAGTMS1, JTAGTMS2,	VDD18 = 1.8V	31	84	kΩ
Weak pulldown resistance - JTAGTCK, HWTEST_EN, TSTPT_0, TSTPT_1, TSTPT_2, TSTPT_3, TSTPT_4, TSTPT_5, TSTPT_6, TSTPT_7, GPTP0, GPTP1, GPTP2	VDD18 = 1.8V	31	71	kΩ

⁽¹⁾ An external 5.7kΩ or less pullup or pulldown resistor (if needed) is sufficient for any voltage condition to correctly override any associated internal pullup or pulldown resistance.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

Parai	neter	MIN	TYP MAX	UNIT
SUPPLY VOLTAGE ⁽²⁾	'			
VDD_CORE	0.8V (Nominal) for core logic	-0.3	1.05	V
VDDAR_CORE	SRAM core (0.8V nominal)	-0.3	1.05	V
VDDS18_LVCMOS1	1.8V (Nominal) Fixed IO Power, left side	-0.3	2.2	V
VDDS18_LVCMOS2	1.8V (Nominal) Fixed IO Power, right side	-0.3	2.2	V
VDDA_CORE_DSI	0.8V (Nominal) for DSI	-0.3	1.05	V
VDDA18_DSI	1.8V (Nominal) for DSI	-0.3	2.2	V
VDDA_CORE_FPD	0.8V (Nominal) Fixed Power for FPD core	-0.3	1.05	V
VDDA18_FPD	1.8V (Nominal) Fixed Power for FPD I/O	-0.3	2.2	V
VDDA_CORE_Vx1	0.8V (Nominal) Fixed Power for Vx1 core	-0.3	1.05	V
VDDA18_Vx1	1.8V (Nominal) Fixed Power for Vx1 I/O	-0.3	2.2	V
VDDA_CORE_USB	0.8V (Nominal) for USB Controller	-0.3	1.05	V
VDDA18_USB	1.8V (Nominal) for USB Phy	-0.3	2.2	V
VDDA33_USB	3.3V (Nominal) for USB Phy	-0.3	3.6	V
VDDSHV_INTF	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for SPI and I ² C I/O (including GPIO[8:0]) to support the PAD1000 in place of a PMIC I/O. Also HOST_IRQ.	-0.3	3.8	V
VDDSHV_FLSH	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for the Quad-Serial Flash Interface	-0.3	3.8	V
VDDA18_DDI	1.8V (Nominal) Fixed IO Power for SubLVDS DMD Interface	-0.3	2.2	V
VDDS18_OSC	1.8V (Nominal) Fixed Power for Reference Oscillator I/O	-0.3	2.2	V
VDDA18_PLLM	1.8V (Nominal) for the Main I/F PLL	-0.3	2.2	V
VDDA18_PLLD	1.8V (Nominal) for the DMD I/F PLL	-0.3	2.2	V
LDO INTF			,	
CAP_VDDS_INTF	External Capacitor for 3.3V/1.8V Dual-voltage Interface I/O		4.0 4.00	
CAP_VDDS_FLSH	External Capacitor for3.3V/1.8V Dual-voltage Flash I/O		1.8 1.98V	V
GENERAL	· · · · · · · · · · · · · · · · · · ·			
T_J	Operating junction temperature	-30	115	°C
Τ _C	Operating case temperature	-30	105	°C
Transient Overshoot and Undershoot at IO pin	20% of IO supply voltage for up to 20% of the signal period (see Figure 5-1, IO Transient Voltage Ranges).		0.2×VDD	V
T _{stg}	Storage temperature range	-40	125	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, and performance, and shorten the device lifetime.

(2) All voltage values are with respect to GND.






Figure 5-1. IO Transient Voltage Ranges

5.2 ESD Ratings

ANSI/ESDA/JEDEC JS-002

		Parameter	VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD)	Liectiostatic discriarge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

	PARAMETER	TOLERANCE	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
VDD_CORE	0.8V (Nominal) for core logic		0.76	0.8	0.84	V
VDDAR_CORE	SRAM core (0.8V nominal)		0.76	0.8	0.84	V
VDDS18_LVCMOS1	1.8V (Nominal) Fixed IO Power, left side		1.647	1.8	1.953	V
VDDS18_LVCMOS2	1.8V (Nominal) Fixed IO Power, right side		1.647	1.8	1.953	V
VDDA_CORE_DSI	0.8V (Nominal) for DSI		0.76	0.8	0.84	V
VDDA18_DSI	1.8V (Nominal) for DSI		1.647	1.8	1.953	V
VDDA_CORE_FPD	0.8V (Nominal) Fixed Power for FPD core		0.76	0.8	0.84	V
VDDA18_FPD	1.8V (Nominal) Fixed Power for FPD I/O		1.647	1.8	1.953	V
VDDA_CORE_Vx1	0.8V (Nominal) Fixed Power for Vx1 core		0.76	0.8	0.84	V
VDDA18_Vx1	1.8V (Nominal) Fixed Power for Vx1 I/O		1.647	1.8	1.953	V
VDDA_CORE_USB	0.8V (Nominal) for USB Controller		0.76	0.8	0.84	V
VDDA18_USB	1.8V (Nominal) for USB Phy		1.647	1.8	1.953	V
VDDA33_USB	3.3V (Nominal) for USB Phy		3.02	3.3	3.52	V
VDDSHV_INTF	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for SPI and I ² C I/O (including GPIO[8:0]) to support the PAD1000 in place of a PMIC I/O. Also HOST_IRQ.		1.647	1.8	1.953	V
VDDSHV_INTF	3.3V operation		3.02	3.3	3.52	V
VDDSHV_FLSH	1.8V or 3.3V (Nominal) Multi-Voltage IO Power for the Quad-Serial Flash Interface		1.647	1.8	1.953	V
VDDSHV_FLSH	3.3V operation		3.02	3.3	3.52	V
VDDA18_DDI	1.8V (Nominal) Fixed IO Power for SubLVDS DMD Interface		1.647	1.8	1.953	V
VDDS18_OSC	1.8V (Nominal) Fixed Power for Reference Oscillator I/O		1.647	1.8	1.953	V
VDDA18_PLLM	1.8V (Nominal) for the Main I/F PLL		1.647	1.8	1.953	V
VDDA18_PLLD	1.8V (Nominal) for the DMD I/F PLL		1.647	1.8	1.953	V
GENERAL					'	
T _J	Operating junction temperature		-30		115	°C
T _C	Operating case temperature		-30		94	°C
T _A	Operating ambient temperature (1) (2)		-30		85	°C

The operating ambient temperature range values were determined based on the board design parameters described in the General Layout Guidelines, rather than using a JEDEC JESD51 standard test card and environment, along with min and max estimated power dissipation across process, voltage, and temperature. Ambient thermal conditions, which impact $R_{\theta,JA}$, vary by application. Thus, maximum operating ambient temperature varies by application.

Ta_min = $T_{j_min} - (P_{d_min} \times R_{\theta JA}) = 0^{\circ}C - (host_min_valueW \times host_value^{\circ}C/W) = -host_value^{\circ}C/W) = -host_calculated_value^{\circ}C.$ $T_{a_max} = T_{j_max} - (P_{d_max} \times R_{\theta JA}) = +115^{\circ}C - (host_max_valueW \times host_value^{\circ}C/W) = +host_calculated_value^{\circ}C$ Operating ambient temperature is dependent on the system thermal design. The operating case temperature may not exceed its

specified range across ambient temperature conditions.

5.4 Thermal Information

	(1)		FCCSP	
THE	RMAL METRIC ⁽¹⁾	TEST CONDITIONS	484 PINS	UNIT
R _{JC}	Junction-to-case thermal resis	unction-to-case thermal resistance		
		at 0m/s of forced airflow ⁽²⁾	19.5	
$R_{\theta JA}$	Junction-to-air thermal resistance	at 1m/s of forced airflow ⁽²⁾	12.9	°C/W
	resistance	at 2m/s of forced airflow ⁽²⁾	11.8	
ΨЈТ	Temperature variance from jur power dissipation	Temperature variance from junction to package top center temperature, per unit power dissipation		°C/W

5.5 Power Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	Test Conditions	MIN	TYP ⁽¹⁾	MAX	UNIT
V _(Supply08)	0.8V DVH Supply	Core Supply		1.48		Α
V _(Supply18)	1.8V DVH Supply	IO Supply, VbyOne, SubLVDS, GPIO		180		mA
V _(Supply33)	3.3V DVH Supply	USB Supply		1		mA

⁽¹⁾ Typical power is based on standard use case 3840×2160 CVT timings with SMPTE color bar image at 25°C ambient temperature. The values do not take into account software updates or customer changes that may affect power performance.



5.6 Pin Electrical Characteristics

	PARAMETER	IO Type	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		9	LVCMOS 1.8V only / 6.5mA	1.26	1.8	1.98	V
		10	LVCMOS 1.8V only / 8mA	1.26	1.8	1.98	V
V_{IH}	High-level input threshold voltage	11	LVCMOS 1.8V only / 12mA	1.26	1.8	1.98	V
	an ochola vollage	17	LVCMOS (1.8 or 3.3V) / 7.5mA	1.26	1.8	1.98	V
		16	LVCMOS (1.8 or 3.3V) / 8mA	1.26	1.8	1.98	V
		9	LVCMOS 1.8V only / 6.5mA	-0.3		0.58	V
		10	LVCMOS 1.8V only / 8mA	-0.3		0.58	V
V_{IL}	Low-level input threshold voltage	11	LVCMOS 1.8V only / 12mA	-0.3		0.58	V
	an ochola vollage	17	LVCMOS (1.8 or 3.3V) / 7.5mA	-0.3		0.49	V
		16	LVCMOS (1.8 or 3.3V) / 8mA	-0.3		0.49	V
		9	LVCMOS 1.8V only / 6.5mA	1.35			V
		10	LVCMOS 1.8V only / 8mA	1.35			V
.,	High-level output	11	LVCMOS 1.8V only / 12mA	1.35			V
V _{OH}	threshold voltage	12	LVCMOS 1.8V only / 24mA	1.35			V
		17	LVCMOS (1.8 or 3.3V) / 7.5mA	1.35			V
		16	LVCMOS (1.8 or 3.3V) / 8mA	1.35			V
		9	LVCMOS 1.8V only / 6.5mA		,	0.45	V
		10	LVCMOS 1.8V only / 8mA			0.45	V
		11	LVCMOS 1.8V only / 12mA			0.45	V
V_{OL}	Low-level output threshold voltage	12	LVCMOS 1.8V only / 24mA		,	0.45	V
v OL	tilleshold voltage	17	LVCMOS (1.8 or 3.3V) / 7.5mA			0.45	8 V 9 V 9 V V V V V V 5 V 5 V 5 V 5 V 6 V 7 V 7 V 8 V 8 V 9 V 9 V 9 V 9 V 9 V 10
		16	LVCMOS (1.8 or 3.3V) / 8mA		,	0.45	V
		18	I ² C Cell 1.8V/3.3V – 3mA @3.3V			0.4	V
		9	LVCMOS 1.8V only / 6.5mA			10	μA
		10	LVCMOS 1.8V only / 8mA			10	μΑ
		11	LVCMOS 1.8V only / 12mA		,	10	μΑ
I _{IH}	High-level input current	17	LVCMOS (1.8 or 3.3V) / 7.5mA		,	10	μA
		16	LVCMOS (1.8 or 3.3V) / 8mA			10	μΑ
		18	I ² C Cell 1.8V/3.3V – 3mA @3.3V			10	μΑ
		9	LVCMOS 1.8V only / 6.5mA	-10	,		μΑ
		10	LVCMOS 1.8V only / 8mA	-10			μΑ
	1 1 1	11	LVCMOS 1.8V only / 12mA	-10	,		μΑ
I _{IL}	Low-level input current	17	LVCMOS (1.8 or 3.3V) / 7.5mA	-10			μΑ
		16	LVCMOS (1.8 or 3.3V) / 8mA	-10			μΑ
		18	I ² C Cell 1.8V/3.3V – 3mA @3.3V	-10			μA
		9	LVCMOS 1.8V only / 6.5mA			6.5	mA
		10	LVCMOS 1.8V only / 8mA		,	8	mA
	High-level output	11	LVCMOS 1.8V only / 12mA		,	12	mA
I _{OH}	current	17	LVCMOS (1.8 or 3.3V) / 7.5mA			6	mA
		16	LVCMOS (1.8 or 3.3V) / 8mA			8	mA
		18	I ² C Cell 1.8V/3.3V – 3mA @3.3V			3	mA



5.6 Pin Electrical Characteristics (continued)

PARAMETER		IO Type	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		9	LVCMOS 1.8V only / 6.5mA			6.5	mA
		10	LVCMOS 1.8V only / 8mA			8	mA
	Low-level output	11	LVCMOS 1.8V only / 12mA			12	mA
I _{OL}	current	17	LVCMOS (1.8 or 3.3V) / 7.5mA			6	mA
		16	LVCMOS (1.8 or 3.3V) / 8mA			8	mA
		18	I ² C Cell 1.8V/3.3V – 3mA @3.3V			3	mA



5.7 DMD SubLVDS Interface Electrical Characteristics

Operating over free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT
V _{CM}	Steady State Common mode voltage		0.8	0.9	1	V
V _{CM} (Δp.p)	V _{CM} Change peak-to-peak				75	mV
V _{CM} (Δss)	V _{CM} Change steady state		-10		10	mV
V _{OD}	Differential output voltage magnitude		170	250	350	mV
V _{OD} (Δ)	V _{OD} change (between logic states)		-10		10	mV
V _{OH}	Single-ended output voltage high		0.825	1.025	1.175	V
V _{OL}	Single-ended output voltage low		0.625	0.775	0.975	V
Tx _{term}	Internal differential termination		80	100	120	Ω
Tx _{load}	100Ω differential PCB trace (50Ω transmission lines)		0.25		10	inches




Figure 5-2. Common Mode Voltage




Figure 5-3. Differential Output Signal



5.8 DMD Low Speed Interface Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Tx _{load}	100Ω differential PCB trace (50Ω transmission lines)				10	inches
V _{OH(DC)}	DC single-ended output voltage high	0.7 × VDDS18_LVCMOSX	1.35			V
V _{OL(DC)}	DC single-ended output voltage low	0.3 × VDDS18_LVCMOSX			0.45	V
V _{OH(AC)} (1)	AC single-ended output voltage high		1.1			V
V _{OL(AC)} (2)	AC single-ended output voltage low	-0.5, 0.2 × VDDS18_LVCMOSX			0.6	V

- (1) V_{OH(AC)} maximum applies to overshoot. When the DMD_LSX_WDATA and DMD_LSX_CLK lines include a proper 43Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.
- (2) V_{OH(AC)} minimum applies to undershoot. When the DMD_LS_WDATA and DMD_LS_CLK lines include a proper 43Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.




Figure 5-4. DMD Low-Speed Differential Voltage Parameters



5.9 V-by-One Interface Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER (1)		NOM	MAX	UNIT
V_{DIFF}	Input peak-to-peak differential	2×V _{ID}			mVppd
V _{ID}	Differential input voltage	50			mV
Rx _{term}	Internal differential termination	80	100	120	Ω

⁽¹⁾ See the V-by-One interface standard for more information.



5.10 USB Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER (1)		MIN	NOM MA	X UI	NIT
Low-Speed an	d Full Speed (Input Level)					
V _{IH}	Single-ended input voltage high (driven)		2		\	V
V _{IL}	Single-ended input voltage low			(۱.8	V
V_{DI}	Differential input sensitivity	(DP) – (DM)	0.2		\	V
V _{CM}	Differential common mode voltage	Includes V _{DI} range	-50	5	00 m	nV
Low-Speed an	d Full Speed (Output Level)				_	
V _{OL}	Low-level output voltage	with 1.425kΩ pullup to 3.6V	0	(١.3	V
V _{OH}	High-level output voltage	with 14.25kΩ pulldown	2.8	(٠.6	V
High-Speed (Ir	nput Level)					
V _{HSSQ}	High-speed squelch detection threshold (differential signal amplitude)		100	1	50 m	nV
High-Speed (C	Output Level)					
Termination						
R _{PU}	Bus pullup resistor		1.425	1.5	75 K	Ω
R _{PD}	Bus pulldown resistor		14.25	15.	75 K	Ω
Z _{HSDRV}	High-speed driver output impedance		40.5	49	.5 0	Ω

(1) Referenced to VDDA33_USB




Figure 5-5. USB Example for DLPC8445 and DLPC8445V Controller



5.11 System Oscillator Timing Requirements

	PARAMETER			NOM	MAX	UNIT
f_{clock}	Clock frequency, REFCLK ⁽¹⁾ (2)	PLL: 40MHz	39.992	40.000	40.008	MHz
t _c	Cycle time, REFCLK ⁽¹⁾	PLL: 40MHz	24.995	25.000	25.005	ns
t _{w(H)}	Pulse duration ⁽³⁾ , REFCLK, high	PLL: 40MHz 50% to 50% reference points (signal)	11.25			ns
t _{w(L)}	Pulse duration ⁽³⁾ , REFCLK, low	PLL: 40MHz 50% to 50% reference points (signal)	11.25			ns

- (1) The REFCLK inputs do not support spread spectrum clock spreading.
- (2) Multi-controller systems require that a single oscillator be used to drive the REFCLK input for all controllers in the system.
- (3) Applies only when driven through an external digital oscillator. This is a 1 sigma RMS value.




Figure 5-6. Common Mode Voltage

5.12 Power Supply and Reset Timing Requirements

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	MAX	UNIT
t _{RAMP-UP}	Power supply ramp-up time. ⁽¹⁾	Power supply ramp for each supply Ramp-up time: TOV × 10% to TOV ×	18	10	ms mv/µs
t _{RAMP-UP-TOTAL}	Total power supply ramp-up time. ⁽¹⁾	90% TOV = Typical Operational Voltage Total time within which the 0.8V, 1.8V, and 3.3V supplies must complete their ramp-up. Ramp-up time: TOV × 10% to TOV × 90% TOV = Typical Operational Voltage		100	ms
t _{RAMP-DOWN}	Power supply ramp-down time. ⁽¹⁾	Power supply ramp for each supply Ramp-down time: TOV × 90% to TOV × 10% TOV = Typical Operational Voltage	0		ms
t _{w1}	Pulse duration, in-active low, RESETZ	RESETZ inactive time 50% to 50% reference points (signal)	100		ms
t _{t1}	Transition time, RESETZ $t_{t1} = t_{f1}$ and t_{r1}	Rise and Fall time for RESETZ ⁽²⁾ 20% to 80% reference points (signal		25	μs
t _{PROJ_ON}	PROJ_ON fall time delay	PROJ_ON fall time delay to any power supply ≤ 80%	10		ms
t _{REFCLKA}	Time to stable REFCLK ⁽³⁾	Time to stable REFLCKA before POSENSE	1		ms

- (1) It is assumed that all 0.8V supplies come from the same source, although some will have additional filtering before entering the controller. As such, it is expected that these supplies will ramp together (aside from differences caused by filtering). This same expectation is true for the 1.8V and 3.3V supplies.
- (2) As long as noise on this signal is below the hysteresis threshold.
- (3) This delay requirement parameter is defined by design of REFCLK oscillator and defines the minimum time required for the internal oscillator to lock after the power supplys have ramped up and a stable external reference is provided and prior to release of RESETZ.




Figure 5-7. Power Supply Ramp Time



5.13 V-by-One Interface General Timing Requirements

PARAMETER ⁽¹⁾			MIN	MAX	UNIT
f _{clock}	Source clock frequency	1 lane to 8 lanes	20	600	MHz
f _{link-clk}		8 lanes	43	75	MHz
		4 lanes	43	85	MHz
	Link clock frequency per lane	2 lanes	43	85	MHz
		1 lane	43	85	MHz
f _{link}		3-Byte Mode	2	2.55	Gbps
	Link transfer rate	4-Byte Mode	2	3	Gbps
		5-Byte Mode	2	3	Gbps
		3-Byte Mode	392	500	ps
tRBIT	Unit Interval	4-Byte Mode	294	500	ps
		5-Byte Mode	294	500	ps
t _A	Jitter Margin ⁽²⁾		0.25		UI
t _B	Rise / Fall Time ⁽²⁾		0.05		UI
t _{EYE}	Differential Data Eye ⁽²⁾	Differential Data Eye ⁽²⁾	0.5		UI
t _{skew_intra}	Allowable intra-pair skew	Allowable intra-pair skew	0.3	5	UI
t _{skew_inter}	Allowable inter-pair Skew	Allowable inter-pair skew		5	UI
Tj	Total jitter			0.5	UI
R _j	Random jitter	10 ¹² UI		0.2	UI
D _j _ISI	Deterministic jitter (ISI)			0.2	UI
Sj	Sinusoidal jitter			0.1	UI




Figure 5-8. V-by-One Timing



5.14 Flash Interface Timing Requirements

PARAMETER				MAX	UNIT
f _{CLOCK}	FLSH_CLK frequency		0.586	60.0	MHz
t _{CLKPER}	FLSH_CLK period	50% reference points	16.66	1707	ns
t _{WH}	FLSH_CLK high pulse width	50% reference points	7.5		ns
t _{WL}	FLSH_CLK low pulse width	50% reference points	7.5		ns
t _{P_SU}	FLSH_DATA[3:0] Input Setup Time	before FLSH_CLK↓	7.2		ns
t _{P H}	FLSH_DATA[3:0] Input Hold Time	after FLSH_CLK↓	0.0		ns




Figure 5-9. Flash Interface Timing



5.15 Source Frame Timing Requirements

PARAMETER (1) (7)			MIN	TYP	MAX	UNIT
t _{p_vsw}	VSYNC Active Pulse Width	50% reference points	1	10		lines
t _{p_vbp}	Vertical back porch (VBP)	50% reference points	2(2) (3)	72 ^{(2) (3)}		lines
t _{p_vfp}	Vertical front porch (VFP)	50% reference points	1(2) (3)	8(2) (3)		lines
t _{p_tvb}	Total vertical blanking (TVB)	50% reference points	30 ⁽²⁾ (3)	90(2) (3)		lines
t _{p_hsw}	HSYNC Active Pulse Width	50% reference points	1(4) (5)	88(4) (5)		PCLKs
t _{p_hbp}	Horizontal back porch (HBP)	50% reference points	0(4) (5)	296(4) (5)		PCLKs
t _{p_hfp}	Horizontal front porch (HFP)	50% reference points	1(4) (5)	176 ^{(4) (5)}		PCLKs
t _{p_thb}	Total horizontal blanking (THB)	50% reference points	80 ⁽⁴⁾ (5)	560 ^{(4) (5)}		PCLKs
APPL	Active Pixels per Line ⁽⁸⁾		1280 ⁽⁶⁾	3840 ⁽⁶⁾	3840	Pixels
ALPF	Active Lines per Frame		720 (6)	2160 ⁽⁶⁾	2160	Lines

- (1) The requirements in the table apply to all external sources of a 4K DLP display system.
- (2) Total Vertical Blanking: The sum of VBP + VFP + VS.
- (3) The vertical blanking required (per TVB) may be allocated as desired as long as the VFP and VBP minimum values are met.
- (4) Total Horizontal Blanking: The sum of HBP + HFP + HS.
- (5) The horizontal blanking required (per THB) may be allocated as desired as long as the HFP, HBP, and HS minimum values are met.
- (6) To meet the minimum APPL and ALPF possible will require non-standard timing to keep the minimum pixel clock and blanking requirements. The defined minimum is based on a standard 720p input source as a reference.
- (7) Video parameter limits set in compliance with CVT 1.2 standard including reduced blanking 4K 60Hz timing.
- (8) The APPL must be a multiple of an incoming number of lanes (1, 2, 4, 8) when using V-by-One video input.




Figure 5-10. Source Frame Timing



5.16 Synchronous Serial Port Interface Timing Requirements

PARAMETER			MIN	MAX	UNIT
SSP0 Host					
_	COD+ OLIV Francisco	Broadcast Write Transfers (1) (2)	0.457	75	MHz
F _{CLK}	SSP*_CLK Frequency	Full-Duplex SPI Transfers	0.457	50	MHz
T _{CLK}	CODY OLIV Objek Beried	Broadcast Write Transfers (1) (2)	13.33	2188	ns
	SSP*_CLK Clock Period	Full-Duplex SPI Transfers	20.00	2188	ns
t _{HPW}	000+ 01/41:1/	Broadcast Write Transfers (1) (2)	6.0		ns
	SSP*_CLK high/low pulse width	Full-Duplex SPI Transfers	9.2		ns
1	CCD* CLIV birds // communication width	Broadcast Write Transfers (1) (2)	6.0		ns
t _{LPW}	SSP*_CLK high/low pulse width	Full-Duplex SPI Transfers	9.2		ns
	CCD* DI Innut Cotus Timo	Before SSP*_CLK ↓ (Modes 0&3) (2)	9.4		ns
t _S	SSP*_DI Input Setup Time	Before SSP*_CLK ↑ (Modes 1&2)	9.4		ns
	CCD* Di la cutilla di Tima	Before SSP*_CLK ↓ (Modes 0&3) (2)	0		ns
t _H	SSP*_DI Input Hold Time	Before SSP*_CLK ↑ (Modes 1&2)	0		ns
		After SSP*_CLK ↓ (Modes 0&3)	-2.5	2.5	ns
	SCD* DO Outrot Dalay (2)	After SSP*_CLK ↑ (Modes 1&2)	-2.5	2.5	ns
t _{DOUT}	SSP*_DO Output Delay ⁽²⁾	After SSP*_(B)CSZ ↓ (Modes 0&2)	-2.5	2.5	ns
		After SSP*_(B)CSZ ↑ (Modes 1&3)	-2.5	2.5	ns
SSP1 Targe	et				
t _{CSZD}	SSP*_(B)CSZ* de-assertion (that is, high) time between SPI transfers ⁽³⁾		13.33		ns
t _{CSS}	SSP*_(B)CSZ* Input Setup Time (4)	SSP*_(B)CSZ ↓ before SSP*_CLK ↑ (Modes 0&1)	6.0		ns
		SSP*_(B)CSZ ↓ before SSP*_CLK ↓ (Modes 2*3)	6.0		ns
t _{CSH}	SSP*_(B)CSZ* Input Setup Time (4)	SSP*_(B)CSZ ↑ after SSP*_CLK ↓ (Modes 0&1)	6.0		ns
		SSP*_(B)CSZ ↑ after SSP*_CLK ↑ (Modes 2*3)	6.0		ns
1	SSP*_DI Input Setup Time	Before SSP*_CLK↑ (Modes 0&3)	2.5		ns
t _S		Before SSP*_CLK↓ (Modes 1&2)	2.5		
t _H	SSP*_DI Input Hold Time	Before SSP*_CLK↑ (Modes 0&3)	2.5		ns
		Before SSP*_CLK↓ (Modes 1&2)	2.5		ns
t _{DOUT}	SSP*_DO Output Delay	After SSP*_CLK↓ (Modes 0&3)	0	8.0	ns
		After SSP*_CLK↑ (Modes 1&2)	0	8.0	ns
		After SSP*_CSZ↓ (Modes 0&3)	0	8.0	ns
		After SSP*_CSZ↑ (Modes 1&2)	0	8.0	ns

⁽¹⁾ Broadcast Write transfers are half-duplex transfers in which the SSP host outputs SSP*_DO but does not receive any SSP*_DI input; hence, SSP*_DI input setup/hold timing checks are not applicable during Broadcast Write transfers.

Applicable controller pins for SSP0 & SSP1 SPI interfaces are shown in Peripheral Interfaces.

⁽³⁾ At least 1 SSP*_CLK period (4) At least 0.5 SSP*_CLK period






Figure 5-11. Timing Diagram for SPI Clocking Modes




Figure 5-12. Timing Diagram for SSP Host Mode (Modes 0/3)




Figure 5-13. Timing Diagram for SSP Target Mode (Modes 0/3)



5.17 I2C Interface Timing Requirements

	PARAMETER (1)			MAX	UNIT
f	Clock frequency, IICx_SCL (2) (50%	Full speed		400	kHz
Tclock	reference points)	Standard mode		100	kHz
C _L	Capacitive Load (for each bus line)	Capacitive Load (for each bus line)		200	pF

- (1) Meets all I²C timing per the I²C Bus Specification (except for capacitive loading as specified). For reference, see Version 2.1 of the Phillips-NXP specification.
- (2) By definition, I²C transactions operate at the speed of the slowest device on the bus. Full Speed operation requires all other I²C devices on the bus to support Full Speed operation. The length of the line (due to its capacitance), as well as the value of the I²C pullup resistors, can reduce the obtainable clock rate.



5.18 Programmable Output Clock Timing Requirements

	PARAMETER		MAX	UNIT
f _{clock}	Clock frequency, OCLKA (1)	0.987	42.86	MHz
t _{clock}	Clock period, OCLKA	23.33	1013.17	ns
t _{w(H)}	Pulse duration high, OCLKA (50% reference points)	(t _{clock} /2) - 2		ns
t _{w(L)}	Pulse duration low, OCLKA (50% reference points)	(t _{clock} /2) - 2		ns
t _{cclkjit}	Jitter, OCLKA		200	ps
f _{clock}	Clock frequency, OCLKB (2)	0.987	42.86	MHz
t _{clock}	Clock period, OCLKB	23.33	1013.17	ns
t _{w(H)}	Pulse duration high, OCLKB (50% reference points)	(t _{clock} /2) - 2		ns
t _{w(L)}	Pulse duration low, OCLKB (50% reference points)	(t _{clock} /2) - 2		ns
t _{cclkjit}	Jitter, OCLKB		200	ps

⁽¹⁾ OCLKA is on a dedicated output pin.

⁽²⁾ OCLKB is an alternate function on GPIO_34.

5.19 JTAG Boundary Scan Interface Timing Requirements (Debug Only)

	PARAMETER			MAX	UNIT
$f_{ m clock}$	Clock frequency, TCK	Clock frequency, TCK		10	MHz
t _{clock}	Clock period, TCK		100		ns
t _{w(H)}	Pulse duration low, TCK	50% reference points	50		ns
t _{w(L)}	Pulse duration high, TCK	50% reference points	50		ns
t _s	Setup time – TDI, TMS1 valid before TCK↑	50% reference points	15		ns
t _h	Hold time – TDI, TMS1 valid after TCK↑	50% reference points	15		ns
tdelay	TDO2 Output delay after TCK↓	60pF load	0	15	ns




Figure 5-14. Timing Diagram for JTAG Boundary Scan



5.20 DMD Low Speed Interface Timing Requirements

	PARAMETER		MIN	TYP	MAX	UNIT
DMD Low Speed Inter	face (Single Ended)					
f _{clock}			119.966	120	120.034	MHz
	DMD_LS_WDATA and DMD_LS_CLK	VOL(DC) to VOH(AC) for rising edge and VOH(DC) to VOL(AC) for rising edge	1		3	
Slew Rate	DMD_DEN_ARSTZ	VOL(AC) to VOH(AC) for rising edge	0.25			V/ns
	DMD_LS_RDATAx		0.5			
DCD	Duty Cycle Distortion		45%		55%	




Figure 5-15. DMD Low-Speed Differential Timing Parameters

5.21 DMD SubLVDS Interface Timing Requirements

	<u> </u>					
PAI	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _R	Differential output rise time (10%-90%)				400	ps
t _F	Differential output fall time (10%-90%)				400	ps
t _{switch}	DMD HS Clock switching rate		0	1200	1440	Mbps
f _{clock}	DMD HS Clock frequency		0	600	720	MHz
DCout	DMD HS Clock output duty cycle		45	50%	55	%

6 Detailed Description

6.1 Overview

The DLP® Products chipset consists of three components—the DLP472TP digital micromirror device (DMD), the DLPC8445 or DLPC8445V display controller, and the DLPA3085 or DLPA3082. The DLPC8445 and DLPC8445V display controllers for the DMD format incoming video and controls the timing of the DMD. They also control DLPA3085 or DLPA3082 light source signal timing to coordinate with DMD timing to synchronize light output with DMD mirror movement. The DLPC8445 and DLPC8445V controllers provide interfaces, such as V-by-One and SubLVDS (DMD interface) to minimize power consumption and EMI. Applications include mobile smart TVs, digital signage, and mobile home cinema.

6.2 Functional Block Diagram




Figure 6-1. LED Functional Block Diagram

6.3 Feature Description

6.3.1 Input Sources

Table 6-1. Supported Input Source Parameters

INTERFACE	Bits/Pixel Accepted	Bits/Pixel Processed Source Resolution: 2D Source Re		Source Resolution: 3D (per Eye) (1)	
INTERIACE	(Max)	(Max)	Min	Max	Max
V-by-One	12	10	1280 × 720 ⁽²⁾	3840 × 2160	1920 × 1080 (FS)

- (1) FS = Frame Sequential (Full Resolution)
- (2) The minimum clock rate and link rate for the V-by-One interface, as well as Byte Mode, limits the smallest resolution that can be supported by this interface. This interface supports 3-Byte, 4-Byte, and 5-Byte Modes.

6.3.2 V-by-One Interface

The DLPC8445 and DLPC8445V controllers support a single 8-lane V-by-One port, which can be configured for 1-, 2-, 4-, or 8-lane use. This interface supports limited lane remapping, which is shown in Table 6-2. Intralane remapping (that is, swapping P with N) is not supported.

Table 6-2. V-by-One Interface Lane Remapping Options

		V-BY-ONE PO	RT PHYSIC	AL LANES					
Configuration ⁽²⁾	# of Lanes	Lane 7	Lane 6	Lane 5	Lane 4	Lane 3	Lane 2	Lane 1	Lane 0
1a	8	7	6	5	4	3	2	1	0
1b	4	_	_	_	_	3	2	1	0
1c	2	_	_	_	_	_	_	1	0
1d	1	_	_	_	_	_	_	_	0
2a	8	1	0	2	3	4	5	6	7
2b	4	1	0	2	3	_	_	_	_
2c	2	1	0	_		_	_	_	_
2d	1	_	0	_	_	_	_	_	_

⁽¹⁾ The lane numbers in the table header indicate the actual physical lanes defined in the controller interface. The lane numbers listed below the header are the lane bit numbers transmitted over that physical interface.

Independent of the remapping of the physical V-by-One interface, the support a number of data mappings onto the actual physical interface as specified by the standard. V-by-One sources must match at least one of the mappings in Table 6-3, Table 6-4, Table 6-5, Table 6-6, Table 6-7, and Table 6-8.

Table 6-3. V-by-One Data Mapping for 36bpp/30bpp RGB/YCbCr 4:4:4

V-BY-ONE DATA MAP MODE 0				
V-by-One Input Data Bit	36bpp RGB/YCbCr 4:4:4 ⁽¹⁾	30bpp RGB/YCbCr 4:4:4	Mapper Output	
D[0]	R/Cr[4]	R/Cr[2]	B(2)	
D[1]	R/Cr[5]	R/Cr[3]	B(3)	
D[2]	R/Cr[6]	R/Cr[4]	B(4)	
D[3]	R/Cr[7]	R/Cr(5]	B(5)	
D[4]	R/Cr[8]	R/Cr[6]	B(6)	
D[5]	R/Cr[9]	R/Cr[7]	B(7)	
D[6]	R/Cr[10]	R/Cr[8]	B(8)	
D[7]	R/Cr[11]	R/Cr[9]	B(9)	
D[8]	G/Y[4]	G/Y[2]	A(2)	
D[9]	G/Y[5]	G/Y[3]	A(3)	
D[10]	G/Y[6]	G/Y[4]	A(4)	
D[11]	G/Y[7]	G/Y[5]	A(5)	
D[12]	G/Y[8]	G/Y[6]	A(6)	
D[13]	G/Y[9]	G/Y[7]	A(7)	

⁽²⁾ There are two controller lane mapping options, with the option to use fewer than the full eight lanes for each.

Table 6-3. V-by-One Data Mapping for 36bpp/30bpp RGB/YCbCr 4:4:4 (continued)

V-BY-ONE DATA MAP MODE	/-BY-ONE DATA MAP MODE 0				
V-by-One Input Data Bit	36bpp RGB/YCbCr 4:4:4 ⁽¹⁾	30bpp RGB/YCbCr 4:4:4	Mapper Output		
D[14]	G/Y[10]	G/Y[8]	A(8)		
D[15]	G/Y[11]	G/Y[9]	A(9)		
D[16]	B/Cb[4]	B/Cb[2]	C(2)		
D[17]	B/Cb[5]	B/Cb[3]	C(3)		
D[18]	B/Cb[6]	B/Cb[4]	C(4)		
D[19]	B/Cb[7]	B/Cb[5]	C(5)		
D[20]	B/Cb[8]	B/Cb[6]	C(6)		
D[21]	B/Cb[9]	B/Cb[7]	C(7)		
D[22]	B/Cb[10]	B/Cb[8]	C(8)		
D[23]	B/Cb[11]	B/Cb[9]	C(9)		
D[24]	3D_L/R_Ref	3D_L/R_Ref	3D_L/R_Ref		
D[25]	3DEN/Field	3DEN/Field	3DEN/Field		
D[26]	B/Cb[2]	B/Cb[1]	C[0]		
D[27]	B/Cb[3]	B/Cb[0]	C[1]		
D[28]	G/Y[2]	G/Y[1]	A[0]		
D[29]	G/Y[3]	G/Y[0]	A[1]		
D[30]	R/Cr[2]	R/Cr[1]	B[0]		
D[31]	R/Cr[3]	R/Cr[0]	B[1]		

⁽¹⁾ For 36-bit inputs, the 12 bits per color truncates to 10 bits per color with the two least significant bits per color being discarded.

Table 6-4. V-by-One Data Mapping for 27bpp RGB/YCbCr 4:4:4

V-BY-ONE DATA MAP MODE 1				
V-by-One Input Data Bit	27bpp RGB/YCbCr 4:4:4 ⁽¹⁾	Mapper Output		
D[0]	R/Cr[1]	B(2)		
D[1]	R/Cr[2]	B(3)		
D[2]	R/Cr[3]	B(4)		
D[3]	R/Cr[4]	B(5)		
D[4]	R/Cr[5]	B(6)		
D[5]	R/Cr[6]	B(7)		
D[6]	R/Cr[7]	B(8)		
D[7]	R/Cr[8]	B(9)		
D[8]	G/Y[1]	A(2)		
D[9]	G/Y[2]	A(3)		
D[10]	G/Y[3]	A(4)		
D[11]	G/Y[4]	A(5)		
D[12]	G/Y[5]	A(6)		
D[13]	G/Y[6]	A(7)		
D[14]	G/Y[7]	A(8)		
D[15]	G/Y[8]	A(9)		
D[16]	B/Cb[1]	C(2)		
D[17]	B/Cb[2]	C(3)		
D[18]	B/Cb[3]	C(4)		
D[19]	B/Cb[4]	C(5)		
D[20]	B/Cb[5]	C(6)		
D[21]	B/Cb[6]	C(7)		



Table 6-4. V-by-One Data Mapping for 27bpp RGB/YCbCr 4:4:4 (continued)

V-BY-ONE DATA MAP MODE 1				
V-by-One Input Data Bit	27bpp RGB/YCbCr 4:4:4 ⁽¹⁾	Mapper Output		
D[22]	B/Cb[7]	C(8)		
D[23]	B/Cb[8]	C(9)		
D[24]	3D_L/R_Ref	3D_L/R_Ref		
D[25]	3DEN/Field	3DEN/Field		
'0'	_	C[0]		
D[27]	B/Cb[0]	C[1]		
'0'	_	A[0]		
D[29]	G/Y[0]	A[1]		
'0'	_	B[0]		
D[31]	R/Cr[0]	B[1]		

(1) For 27-bit inputs, the 9 bits for each color shift up one bit, and the least significant bit of each color is set to '0'.

Table 6-5. V-by-One Data Mapping for 24bpp RGB/YCbCr 4:4:4

V-BY-ONE DATA MAP MODE 2	24h m DODWOb C 4.4.4(1)	MARRED CUITRUIT
V-BY-ONE INPUT DATA BIT	24bpp RGB/YCbCr 4:4:4 ⁽¹⁾	MAPPER OUTPUT
D[0]	R/Cr[0]	B(2)
D[1]	R/Cr[1]	B(3)
D[2]	R/Cr[2]	B(4)
D[3]	R/Cr[3]	B(5)
D[4]	R/Cr[4]	B(6)
D[5]	R/Cr[5]	B(7)
D[6]	R/Cr[6]	B(8)
D[7]	R/Cr[7]	B(9)
D[8]	G/Y[0]	A(2)
D[9]	G/Y[1]	A(3)
D[10]	G/Y[2]	A(4)
D[11]	G/Y[3]	A(5)
D[12]	G/Y[4]	A(6)
D[13]	G/Y[5]	A(7)
D[14]	G/Y[6]	A(8)
D[15]	G/Y[7]	A(9)
D[16]	B/Cb[0]	C(2)
D[17]	B/Cb[1]	C(3)
D[18]	B/Cb[2]	C(4)
D[19]	B/Cb[3]	C(5)
D[20]	B/Cb[4]	C(6)
D[21]	B/Cb[5]	C(7)
D[22]	B/Cb[6]	C(8)
D[23]	B/Cb[7]	C(9)
D[24]	3D_L/R_Ref	3D_L/R_Ref
D[25]	3DEN/Field	3DEN/Field
'0'	_	C[0]
'0'	_	C[1]
'0'	_	A[0]
'0'	_	A[1]

Table 6-5. V-by-One Data Mapping for 24bpp RGB/YCbCr 4:4:4 (continued)

	•				
V-BY-ONE DATA MAP MODE 2					
V-BY-ONE INPUT DATA BIT	24bpp RGB/YCbCr 4:4:4 ⁽¹⁾	MAPPER OUTPUT			
'0'	_	B[0]			
'0'	_	B[1]			

(1) For 24-bit inputs, the 8 bits for each color shift up two bits, and the two least significant bits of each color are set to '0'.

Table 6-6. V-by-One Data Mapping for 32bpp/24bpp/20bpp YCbCr 4:2:2

/-BY-ONE DATA MAP MODE 3 ⁽¹⁾				
V-BY-ONE INPUT DATA BIT	32bpp YCbCr 4:2:2 ⁽²⁾	24bpp YCbCr 4:2:2 ⁽³⁾	20bpp YCbCr 4:2:2	MAPPER OUTPUT
D[0]	CbCr[8]	CbCr[4]	CbCr[2]	B(2)
D[1]	CbCr[9]	CbCr[5]	CbCr[3]	B(3)
D[2]	CbCr[10]	CbCr[6]	CbCr[4]	B(4)
D[3]	CbCr[11]	CbCr[7]	CbCr[5]	B(5)
D[4]	CbCr[12]	CbCr[8]	CbCr[6]	B(6)
D[5]	CbCr[13]	CbCr[8]	CbCr[7]	B(7)
D[6]	CbCr[14]	CbCr[10]	CbCr[8]	B(8)
D[7]	CbCr[15]	CbCr[11]	CbCr[9]	B(9)
D[8]	Y[8]	Y[4]	Y[2]	A(2)
D[9]	Y[9]	Y[5]	Y[3]	A(3)
D[10]	Y[10]	Y[6]	Y[4]	A(4)
D[11]	Y[11]	Y[7]	Y[5]	A(5)
D[12]	Y[12]	Y[8]	Y[6]	A(6)
D[13]	Y[13]	Y[9]	Y[7]	A(7)
D[14]	Y[14]	Y[10]	Y[8]	A(8)
D[15]	Y[15]	Y[11]	Y[9]	A(9)
'0'	_	_	_	C(2)
'0'	_	_	_	C(3)
'0'	_	_	_	C(4)
'0'	_	_	_	C(5)
'0'	_	_	_	C(6)
'0'	_	_	_	C(7)
'0'	_	_	_	C(8)
'0'	_	_	_	C(9)
D[24]	3D_L/R_Ref	3D_L/R_Ref	3D_L/R_Ref	3D_L/R_Ref
D[25]	3DEN/Field	3DEN/Field	3DEN/Field	3DEN/Field
'0'	_	_	_	C[0]
'0'	_	_	_	C[1]
D[28]	Y[6]	Y[2]	Y[2]	A[0]
D[29]	Y[7]	Y[3]	Y[3]	A[1]
D[30]	CbCr[6]	CbCr[2]	CbCr[2]	B[0]
D[31]	CbCr[7]	CbCr[3]	CbCr[3]	B[1]

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".

⁽²⁾ For 32-bit inputs, the 16 bits per color truncate to 10-bit per color, with the six least significant bits per color discarded.

⁽³⁾ For 24-bit inputs, the 12 bits per color truncate to 10-bit per color, with the two least significant bits per color discarded.



Table 6-7. V-by-One Data Mapping for 18bpp YCbCr 4:2:2

V-BY-ONE DATA MAP MODE 4 ⁽¹⁾ V-BY-ONE INPUT DATA BIT 18bpp YCbCr 4:2:2 ⁽²⁾ MAPPER OUTPUT					
	18bpp YCbCr 4:2:2 ⁽²⁾				
D[0]	CbCr[1]	B(2)			
D[1]	CbCr[2]	B(3)			
D[2]	CbCr[3]	B(4)			
D[3]	CbCr[4]	B(5)			
D[4]	CbCr[5]	B(6)			
D[5]	CbCr[6]	B(7)			
D[6]	CbCr[7]	B(8)			
D[7]	CbCr[8]	B(9)			
D[8]	Y[1]	A(2)			
D[9]	Y[2]	A(3)			
D[10]	Y[3]	A(4)			
D[11]	Y[4]	A(5)			
D[12]	Y[5]	A(6)			
D[13]	Y[6]	A(7)			
D[14]	Y[7]	A(8)			
D[15]	Y[8]	A(9)			
'0'	_	C(2)			
'0'	_	C(3)			
'0'	_	C(4)			
'0'	_	C(5)			
'0'	_	C(6)			
'0'	_	C(7)			
'0'	_	C(8)			
'0'	_	C(9)			
D[24]	3D_L/R_Ref	3D_L/R_Ref			
D[25]	3DEN/Field	3DEN/Field			
'0'	_	C[0]			
'0'	_	C[1]			
'0'	_	A[0]			
D[29]	Y[0]	A[1]			
'0'	_	B[0]			
D[31]	CbCr[0]	B[1]			

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".

Table 6-8. V-by-One Data Mapping for 16bpp YCbCr 4:2:2

V-BY-ONE DATA MAP MODE 5 ⁽¹⁾				
V-BY-ONE INPUT DATA BIT	16bpp YCbCr 4:2:2 ⁽²⁾	MAPPER OUTPUT		
D[0]	CbCr[0]	B(2)		
D[1]	CbCr[1]	B(3)		
D[2]	CbCr[2]	B(4)		
D[3]	CbCr[3]	B(5)		
D[4]	CbCr[4]	B(6)		
D[5]	CbCr[5]	B(7)		
D[6]	CbCr[6]	B(8)		

⁽²⁾ For 18-bit inputs, the 9 bits for each color shift up one bit, and the least significant bits of each color are set to '0'.

Table 6-8. V-by-One Data Mapping for 16bpp YCbCr 4:2:2 (continued)

V-BY-ONE DATA MAP MODE 5 ⁽¹⁾				
/-BY-ONE INPUT DATA BIT	16bpp YCbCr 4:2:2 ⁽²⁾	MAPPER OUTPUT		
D[7]	CbCr[7]	B(9)		
D[8]	Y[0]	A(2)		
D[9]	Y[1]	A(3)		
D[10]	Y[2]	A(4)		
D[11]	Y[3]	A(5)		
D[12]	Y[4]	A(6)		
D[13]	Y[5]	A(7)		
D[14]	Y[6]	A(8)		
D[15]	Y[7]	A(9)		
'0'	_	C(2)		
'0'	_	C(3)		
'0'	_	C(4)		
'0'	_	C(5)		
'0'	_	C(6)		
'0'	_	C(7)		
'0'	_	C(8)		
'0'	_	C(9)		
D[24]	3D_L/R_Ref	3D_L/R_Ref		
D[25]	3DEN/Field	3DEN/Field		
'0'	_	C[0]		
'0'	_	C[1]		
'0'	_	A[0]		
'0'	_	A[1]		
'0'	_	B[0]		
'0'	_	B[1]		
		1		

⁽¹⁾ For all YCbCr 4:2:2 formats, data channel C is forced to "0".

⁽²⁾ For 16-bit inputs, the 8 bits for each color shift up one bit, and the least significant bit of each color is set to '0'.

6.3.3 DMD (SubLVDS) Interface

The controller DMD interface supports four high-speed SubLVDS output-only interfaces for data transmission, a single-ended, low-speed LVDS output-only interface for command write transactions, as well as four low-speed single-ended input interfaces used for command read transactions. Each SubLVDS port supports full data-only inter-lane remapping within the port, but not between ports. When utilizing this feature, each unique data lane pair can only be mapped to one unique destination data lane pair, and intra-lane remapping (that is, swapping P with N) is not supported. In addition, the four HS data ports can also be swapped. The HS CLK pins are not interchangeable between ports and must be grouped with corresponding port data lanes. Lane and port remapping (specified in Flash) can help with board layout as needed. The number of HS ports and number of HS lanes per HS port required are based on DMD type and DMD display resolution. Table 6-9 shows some remapping examples for a two HS ports configuration with the same rules applying up to four HS ports. When all ports are used, they do not need the same pin mapping.

Table 6-9. Controller to DMD Pin Mapping Examples

PC8445 and DLPC8445V Controller PINS - REMAPPING EXAMPLES TO DMD PINS				
BASELINE	FLIP HS0 180 No FLIP HS1	SWAP HS0 PORT WITH HS1 PORT	SWAP HS0 PORT WITH HS1 PORT AND MIXED REMAPPING	DMD PINS
DMD_HS0_CLK_P	DMD_HS0_CLK_P	DMD_HS1_CLK_P	DMD_HS1_CLK_P	DCLK_AP
DMD_HS0_CLK_N	DMD_HS0_CLK_N	DMD_HS1_CLK_N	DMD_HS1_CLK_N	DCLK_AN
DMD_HS0_WDATA0_P	DMD_HS0_WDATA7_P	DMD_HS1_WDATA0_P	DMD_HS1_WDATA2_P	D_AP(0)
DMD_HS0_WDATA0_N	DMD_HS0_WDATA7_N	DMD_HS1_WDATA0_N	DMD_HS1_WDATA2_N	D_AN(0)
DMD_HS0_WDATA1_P	DMD_HS0_WDATA6_P	DMD_HS1_WDATA1_P	DMD_HS1_WDATA3_P	D_AP(1)
DMD_HS0_WDATA1_N	DMD_HS0_WDATA6_N	DMD_HS1_WDATA1_N	DMD_HS1_WDATA3_N	D_AN(1)
DMD_HS0_WDATA2_P	DMD_HS0_WDATA5_P	DMD_HS1_WDATA2_P	DMD_HS1_WDATA0_P	D_AP(2)
DMD_HS0_WDATA2_N	DMD_HS0_WDATA5_N	DMD_HS1_WDATA2_N	DMD_HS1_WDATA0_N	D_AN(2)
DMD_HS0_WDATA3_P	DMD_HS0_WDATA4_P	DMD_HS1_WDATA3_P	DMD_HS1_WDATA1_P	D_AP(3)
DMD_HS0_WDATA3_N	DMD_HS0_WDATA4_N	DMD_HS1_WDATA3_N	DMD_HS1_WDATA1_N	D_AN(3)
DMD_HS0_WDATA4_P	DMD_HS0_WDATA3_P	DMD_HS1_WDATA4_P	DMD_HS1_WDATA6_P	D_AP(4)
DMD_HS0_WDATA4_N	DMD_HS0_WDATA3_N	DMD_HS1_WDATA4_N	DMD_HS1_WDATA6_N	D_AN(4)
DMD_HS0_WDATA5_P	DMD_HS0_WDATA2_P	DMD_HS1_WDATA5_P	DMD_HS1_WDATA7_P	D_AP(5)
DMD_HS0_WDATA5_N	DMD_HS0_WDATA2_N	DMD_HS1_WDATA5_N	DMD_HS1_WDATA7_N	D_AN(5)
DMD_HS0_WDATA6_P	DMD_HS0_WDATA1_P	DMD_HS1_WDATA6_P	DMD_HS1_WDATA4_P	D_AP(6)
DMD_HS0_WDATA6_N	DMD_HS0_WDATA1_N	DMD_HS1_WDATA6_N	DMD_HS1_WDATA4_N	D_AN(6)
DMD_HS0_WDATA7_P	DMD_HS0_WDATA0_P	DMD_HS1_WDATA7_P	DMD_HS1_WDATA5_P	D_AP(7)
DMD_HS0_WDATA7_N	DMD_HS0_WDATA0_N	DMD_HS1_WDATA7_N	DMD_HS1_WDATA5_N	D_AN(7)
DMD_HS1_CLK_P	DMD_HS1_CLK_P	DMD_HS0_CLK_P	DMD_HS0_CLK_P	DCLK_BP
DMD_HS1_CLK_N	DMD_HS1_CLK_N	DMD_HS0_CLK_N	DMD_HS0_CLK_N	DCLK_BN
DMD_HS1_WDATA0_P	DMD_HS1_WDATA0_P	DMD_HS0_WDATA0_P	DMD_HS0_WDATA6_P	D_BP(0)
DMD_HS1_WDATA0_N	DMD_HS1_WDATA0_N	DMD_HS0_WDATA0_N	DMD_HS0_WDATA6_N	D_BN(0)
DMD_HS1_WDATA1_P	DMD_HS1_WDATA1_P	DMD_HS0_WDATA1_P	DMD_HS0_WDATA7_P	D_BP(1)
DMD_HS1_WDATA1_N	DMD_HS1_WDATA1_N	DMD_HS0_WDATA1_N	DMD_HS0_WDATA7_N	D_BN(1)
DMD_HS1_WDATA2_P	DMD_HS1_WDATA2_P	DMD_HS0_WDATA2_P	DMD_HS0_WDATA4_P	D_BP(2)
DMD_HS1_WDATA2_N	DMD_HS1_WDATA2_N	DMD_HS0_WDATA2_N	DMD_HS0_WDATA4_N	D_BN(2)
DMD_HS1_WDATA3_P	DMD_HS1_WDATA3_P	DMD_HS0_WDATA3_P	DMD_HS0_WDATA5_P	D_BP(3)
DMD_HS1_WDATA3_N	DMD_HS1_WDATA3_N	DMD_HS0_WDATA3_N	DMD_HS0_WDATA5_N	D_BN(3)
DMD_HS1_WDATA4_P	DMD_HS1_WDATA4_P	DMD_HS0_WDATA4_P	DMD_HS0_WDATA2_P	D_BP(4)
DMD_HS1_WDATA4_N	DMD_HS1_WDATA4_N	DMD_HS0_WDATA4_N	DMD_HS0_WDATA2_N	D_BN(4)
DMD_HS1_WDATA5_P	DMD_HS1_WDATA5_P	DMD_HS0_WDATA5_P	DMD_HS0_WDATA3_P	D_BP(5)
DMD_HS1_WDATA5_N	DMD_HS1_WDATA5_N	DMD_HS0_WDATA5_N	DMD_HS0_WDATA3_N	D_BN(5)
DMD_HS1_WDATA6_P	DMD_HS1_WDATA6_P	DMD_HS0_WDATA6_P	DMD_HS0_WDATA0_P	D_BP(6)
DMD_HS1_WDATA6_N	DMD_HS1_WDATA6_N	DMD_HS0_WDATA6_N	DMD_HS0_WDATA0_N	D_BN(6)
DMD_HS1_WDATA7_P	DMD_HS1_WDATA7_P	DMD_HS0_WDATA7_P	DMD_HS0_WDATA1_P	D_BP(7)
DMD_HS1_WDATA7_N	DMD_HS1_WDATA7_N	DMD_HS0_WDATA7_N	DMD_HS0_WDATA1_N	D_BN(7)



6.3.4 Serial Flash Interface

The DLPC8445 and DLPC8445V interface to a single external standard/dual/quad SPI serial Flash memory device for configuration and operational data. The 6-pin interface consists of an active low chip select signal, a clock signal, and four bi-directional data signals that can be used to support Standard/Dual/Quad SPI data I/O configurations as necessary during serial flash command execution. Table 6-10 shows a list of supported serial Flash devices that have been validated with the DLPC8445 and DLPC8445V controller.

Table 6-10. DLPC8445 and DLPC8445V Supported Standard/Dual/Quad SPI Serial Flash Devices

DENSITY (Mbits)	VENDOR	PART NUMBER	PACKAGE SIZE
1.8V Compatible Devices		'	
8	Macronix	MX25R8035FBHIH2	WLCSP
16	Winbond	W25Q16JWBYIQ	WLCSP
32	Macronix	MX25U3232FBHI02	WLCSP
64	Winbond	W25Q64JWBYIQ	WLCSP
64	Winbond	W25Q64JWSSIQ	WLCSP
512	GigaDevice	GD25LB512MEYIG	WSON
3.3V Compatible Devices	,		
8	Macronix	MX25R8035FBHIH2	WLCSP

The DLPC8445 and DLPC8445V can potentially support other standard/dual/quad SPI serial flash devices besides those shown in Table 6-10, provided that they have a similar feature set as shown in Table 6-11.

Table 6-11. Feature Requirements for Serial Flash Device Compatibility with DLPC8445 and DLPC8445V

FEATURE	REQUIREMENT FOR COMPATIBILITY WITH DLPC8445 and DLPC8445V	COMMENTS
SPI data configuration (width)	Standard (SingleWire), Dual (Two Wire), Quad (Four Wire)	
SPI clocking mode	SPI mode 0	
SPI clock frequency	up to 60MHz	
Clock (↓) to Output Valid time	6ns (max)	for example, t _V or t _{CLQV}
Fast READ addressing	Auto-incrementing	
Programming mode	Page mode	
Page size	256 Bytes	
Sector (or Subsector) size	4KB	Requirederase granularity
Block structure	Uniform sector / Subsector	
Block protection (BP) bits	Disabled (that is, '0') by default	
Status register bit(0)	Write In Progress (WIP) / BUSY	
Status register bit(1)	Write enable latch (WEN)	
Status register bits(4:2)	Block Protection bits (BP[2:0])	
Status register bit(7)	Status register write protect (SRWP)	
Other Status Register bits	No specific status register bit assignment(s) required. "Other" status register bits often lack common/ standard implementation details across vendors/ devices. These "other" status register bits/signals can potentially be supported, although generally by the main application only (that is, particularly for devices not listed in Table 6-10).	for example, Quad Enable

For compatibility with DLPC8445 and DLPC8445V, serial flash devices must also support the following set of common commands.



Table 6-12. Common Command Set Supported by DLPC8445 Compatible Serial Flash Devices

SPI FLASH COMMAND	FIRST BYTE (OP-CODE)	SECOND BYTE	THIRD BYTE	FOURTH BYTE	FIFTH BYTE	SIXTH BYTE	NO. OF DUMMY CLOCKS	COMMENTS
Fast READ (1-1-1)	0x0B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0)	8	Variable data payload
Dual READ (1-1-2)	0x3B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0)	8	Variable data payload
2X READ (1-2-2)	0xBB	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0)	4	Variable data payload
Quad READ (1-1-4)	0x6B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0)	8	Variable data payload
4X READ (1-4-4)	0xEB	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0)	6	Variable data payload
Read status	0x05	STATUS(0)					0	STATUS(0) Reg:
Write status	0x01	STATUS(0)					0	bit 1 = WEL bit 0 = WIP/BUSY
Write Enable	0x06						0	
Write Disable	0x04						0	
Page program	0x02	ADDRS(0)	ADDRS(1)	ADDRS(2)	DATA(0)	DATA(1)	0	256 byte data payload
Sector/Subsector Erase (4KB)	0x20	ADDRS(0)	ADDRS(1)	ADDRS(2)			0	
Block Erase (64KB)	0xD8	ADDRS(0)	ADDRS(1)	ADDRS(2)			0	
Full Chip Erase	0xC7						0	
Software Reset Enable	0x66						0	
Software Reset	0x99						0	
Read Id	0x9F	Data(0)	Data(1)	Data(2)			0	System only reads 1st three bytes.

SPI data configuration details associated with the various READ commands in the common command set are summarized in Table 6-13.

Table 6-13. Supported READ Command Protocol Implementation Details

READ COMMAND	SPI DATA I/O CONFIG FOR OPCODE (# Clocks)	SPI DATA I/O CONFIG FOR ADDRESS (# Clocks)	NUMBER OF DUMMY CLOCKS	SPI DATA I/O CONFIG FOR READ DATA (# Clocks)
Fast Read (1-1-1)	Standard (8)	Standard (8/byte)	8	Standard (8/byte)
Dual Read (1-1-2)	Standard (8)	Standard (8/byte)	8	Dual (4/byte)
2X Read (1-2-2)	Standard (8)	Dual (4/byte)	4	Dual (4/byte)
Quad Read (1-1-4)	Standard (8)	Standard (8/byte)	8	Quad (2/byte)
4X Read (1-4-4)	Standard (8)	Quad (2/byte)	6	Quad (2/byte)

Host commands issued over the applicable host command interface (that is, I^2C or SPI) can be used to program the serial flash device. The host can also specify target flash clock frequency and read command preferences in the flash table for DLPC8445 and DLPC8445V embedded software to use based on the system's flash bandwidth requirements.

6.3.5 GPIO Supported Functionality

The DLPC8445 and DLPC8445V controllers provide 52 general-purpose I/O that are available to support a variety of functions for many different product configurations. In general, most of these I/O pins support only one specific function based on a specific product configuration, although that function may be different for a different product configuration. A portion of the unused I/O can also be made available for TI test and debug use. Each of the following GPIO tables provides product-specific details on the allocated use of each of the GPIO for a specific supported product configuration.

Table 6-14. GPIO Supported Functionality—LED

CDIO	CIONAL NAME	
GPIO	SIGNAL NAME	DESCRIPTION
GPIO_00	SSP1_SCLK (I)	SSP Target
GPIO_01	SSP1_DI (I)	SSP Target
GPIO_02	SSP1_DO (O)	SSP Target
GPIO_03	SSP1_CSZ0 (I)	SSP Target
GPIO_04	SSP1_CSZ1 (I)	SSP Target
GPIO_05	SSP1_CSZ2 (I)	SSP Target
GPIO_06	SSP1_BCSZ (I)	SSP Target
GPIO_07	IIC1_SCL (B)	I2C Target
GPIO_08	IIC1_SDA (B)	I2C Target
GPIO_09	WPC_COLOR_SENSOR_VSYNC (O)	White Point Correction Sync
GPIO_10	UART1_TXD (O)	
GPIO_11	UART1_RXD (I)	
GPIO_12	RC_CHARGE (O)	
GPIO_13	LED_SEL0 (O)	
GPIO_14	LED_SEL1 (O)	
GPIO_15	General Purpose Input/Output	
GPIO_16	General Purpose Input/Output	
GPIO_17	General Purpose Input/Output	
GPIO_18	General Purpose Input/Output	
GPIO_19	General Purpose Input/Output	
GPIO_20	General Purpose Input/Output	
GPIO_21	3D LR (I)	For 3D applications: Left or right 3D reference (left = 1, right = 0). To be provided by the host when a 3D command is not provided. Must transition in the middle of each frame (no closer than 1ms to the active edge of VSYNC)
GPIO_22	General Purpose Input/Output	
GPIO_23	LL_FAULT (O)	Fault signal used for status on system faults where command handling may not be available.
GPIO_24	General Purpose Input/Output	
GPIO_25	CMP_MSEL_0/THERM_PWR (O)	
GPIO_26	CMP_PWM (O)	
GPIO_27	CMP_OUT (I)	
GPIO_28	LS_PWR (O)	
GPIO_29	General Purpose Input/Output	
GPIO_30	General Purpose Input/Output	
GPIO_31	General Purpose Input/Output	
GPIO_32	General Purpose Input/Output	
		1



Table 6-14. GPIO Supported Functionality—LED (continued)

GPIO	SIGNAL NAME	DESCRIPTION
GPIO_33	General Purpose Input/Output	
GPIO_34	General Purpose Input/Output	
GPIO_35	CAL_PWR (O)	
GPIO_36	General Purpose Input/Output	
GPIO_37	General Purpose Input/Output	
GPIO_38	General Purpose Input/Output	
GPIO_39	USB Select (O)	
GPIO_40	4 way XPR (O)	
GPIO_41	4 way XPR (O)	
GPIO_42	4 way XPR (O)	
GPIO_43	4 way XPR (O)	
GPIO_44	4 way XPR (O)	
GPIO_45	4 way XPR (O)	
GPIO_46	4 way XPR (O)	
GPIO_47	4 way XPR (O)	
GPIO_48	4 way XPR (O)	
GPIO_49	4 way XPR (O)	
GPIO_50	4 way XPR (O)	
GPIO_51	4 way XPR (O)	

Table 6-15. GPIO Supported Functionality - LED/LASER PWM

GPIO	SIGNAL NAME	DESCRIPTION
GPIO_00	SSP1_SCLK (I)	SSP Target
GPIO_01	SSP1_DI (I)	SSP Target
GPIO_02	SSP1_DO (O)	SSP Target
GPIO_03	SSP1_CSZ0 (I)	SSP Target
GPIO_04	SSP1_CSZ1 (I)	SSP Target
GPIO_05	SSP1_CSZ2 (I)	SSP Target
GPIO_06	SSP1_BCSZ (I)	SSP Target
GPIO_07	IIC1_SCL (B)	I2C Target
GPIO_08	IIC1_SDA (B)	I2C Target
GPIO_09	WPC_COLOR_SENSOR_VSYNC (O)	White Point Correction Sync
GPIO_10	UART1_TXD (O)	
GPIO_11	UART1_RXD (I)	
GPIO_12	General Purpose Input/Output	
GPIO_13	RED_ENABLE (O)	See Note (1)
GPIO_14	GREEN_ENABLE (O)	See Note (1)
GPIO_15	BLUE_ENABLE (O)	See Note (1)
GPIO_16	General Purpose Input/Output	
GPIO_17	General Purpose Input/Output	
GPIO_18	General Purpose Input/Output	
GPIO_19	General Purpose Input/Output	
GPIO_20	General Purpose Input/Output	

Table 6-15. GPIO Supported Functionality - LED/LASER PWM (continued)

GPIO	SIGNAL NAME	DESCRIPTION
GPIO_21	3D LR (I)	For 3D applications: Left or right 3D reference (left = 1, right = 0). To be provided by the host when a 3D command is not provided. Must transition in the middle of each frame (no closer than 1ms to the active edge of VSYNC)
GPIO_22	General Purpose Input/Output	
GPIO_23	LL_FAULT (O)	Fault signal used to monitor system faults, software command available to provide further details
GPIO_24	General Purpose Input/Output	
GPIO_25	RED_PWM (O)	See Note (1)
GPIO_26	GREEN_PWM (O)	See Note (1)
GPIO_27	BLUE_PWM (O)	See Note (1)
GPIO_28	General Purpose Input/Output	
GPIO_29	General Purpose Input/Output	
GPIO_30	General Purpose Input/Output	
GPIO_31	General Purpose Input/Output	
GPIO_32	General Purpose Input/Output	
GPIO_33	General Purpose Input/Output	
GPIO_34	General Purpose Input/Output	
GPIO_35	General Purpose Input/Output	
GPIO_36	General Purpose Input/Output	
GPIO_37	General Purpose Input/Output	
GPIO_38	General Purpose Input/Output	
GPIO_39	USB Select (O)	
GPIO_40	4 way XPR (O)	
GPIO_41	4 way XPR (O)	
GPIO_42	4 way XPR (O)	
GPIO_43	4 way XPR (O)	
GPIO_44	4 way XPR (O)	
GPIO_45	4 way XPR (O)	
GPIO_46	4 way XPR (O)	
GPIO_47	4 way XPR (O)	
GPIO_48	4 way XPR (O)	
GPIO_49	4 way XPR (O)	
GPIO_50	4 way XPR (O)	
GPIO_51	4 way XPR (O)	

Notes:

(1) Laser safety features, which may be used depending on customer application, are outside the scope of TI software and are the responsibility of the customer when these signals are used to drive LASER illumination sources

6.3.6 Debug Support

The DLPC8445 and DLPC8445V controllers contain a test point output port, TSTPT_(7:0), which enables the host to provide controller debug support. For the initial debug operation, the four signals (TSTPT(3:0)) are sampled as inputs approximately 1.5µs after PARKZ goes high (or after a system reset). Once their input

state has been sampled and captured, this information is used to set up the initial test mode output state of the TSTPT_(7:0) bus. Table 6-16 defines the test mode selection for a few programmable output states for TSTPT_(7:0). Use the default state of 0000 (defined by the required external pulldown resistors) for normal operation (that is, no debug required).

To allow TI to make use of this debug capability, providing the option of a jumper to an external pullup is recommended for TSTPT(3:0), as well as providing access to allow observation of the TSTPT bus outputs.

Table 6-16. Examples of Test Mode Selection Outputs Defined by TSTPT(3:0)

	TSTPT(3:0) CAPTURED VA	ALUES ⁽¹⁾	, ,
TSTPT_(7:0) OUTPUT	0000 (DEFAULT) (NO SWITCHING ACTIVITY)	0101 CLOCK DEBUG	1000 SYSTEM CALIBRATION
TSTPT(0)	0	HIGH	Vertical Sync
TSTPT(1)	0	166.25MHz	Delayed CW Index
TSTPT(2)	0	83.13MHz	Sequence Index
TSTPT(3)	0	41.56MHz	CW Spoke Test Point
TSTPT(4)	0	10.39MHz	CW Revolution Test Point
TSTPT(5)	0	25.16MHz	Reset Sequence Aux Bit 0
TSTPT(6)	0	133.00MHz	Reset Sequence Aux Bit 1
TSTPT(7)	0	HIGH	Reset Sequence Aux Bit 2


⁽¹⁾ These are only the default output selections. The software can reprogram the selection at any time.



7 Power Supply Recommendations

7.1 System Power-Up and Power-Down Sequence


Although the DLPC8445 and DLPC8445V controllers require an array of power supply voltage pins there are no restrictions regarding the relative order of power supply sequencing to avoid damaging the DLPC8445 or DLPC8445V controller (this remains true for both power-up and power-down scenarios). The controllers require no minimum delay time between powering up and powering down the individual supplies. Additional power sequencing rules may exist for devices that share the supplies with the DLPC8445 or DLPC8445V controller (such as the PMIC and DMD). These devices may force additional system power sequencing requirements. The DLPA3085 or DLPA3082 power-up sequence, the normal PARK power-down sequence, and the fast PARK power-down sequence of a typical DLPC8445 or DLPC8445V system are shown in the following figures.



- t1: Power applied to the system. All other voltage rails are derived from system input power.
- t2: All supplies reach 95% of their specified nominal value. Note HOST_IRQ is an open drain output.
- t3: Point where RESETZ is deasserted (goes high). This marks the beginning of auto-initialization.
- t4: HOST_IRQ goes high to indicate initialization is complete and host communication may begin.
- (a): PARKZ and PROJ ON should be high prior to RESETZ release to support auto-initialization.
- (b): t_{RAMP-UP-TOTAL}, maximum time from 0.8V ramp start to all supplies stable.
- (c): t_{REFCLK}, minimum time reference clock must be stable before releasing RESETZ.
- (d): I²C activity cannot start until HOST_IRQ goes high to indicate auto-initialization is completed.


Figure 7-1. System Power-Up Waveforms (With DLPA3085 or DLPA3082)





- t1: PROJ_ON goes low to begin the power down sequence.
- t2: Controller completes DMD mirror parking sequence.
- t3: RESETZ is asserted, HOST_IRQ goes high.
- t4: All controller power supplies are turned off and discharged.
- t5: System power can safely be removed.
- (a): I²C activity after PROJ_ON is deasserted (goes low) is not supported.
- (b): DMD mirror parking sequence begins when PROJ_ON is deasserted (going low).
- (c): It is recommended that system input power be maintained within specifications well after PROJ_ON is deasserted (goes low) to allow time for DMD parking and supplies to fully power down.
- (d): DLPA PMIC controls controller supply power down timing.

Figure 7-2. Normal Park Power-Down Waveforms



- t1: A fault is detected (in this example the PMIC detects a UVLO condition) and PARKZ is asserted (goes low) to tell the controller to initiate a fast park of the DMD.
- t2: The controller finishes the fast park procedure.
- t3: RESETZ is asserted which puts the controller in a reset state which releases HOST_IRQ to a high.
- t4: Eventually, all power supplies that were derived from SYSPWR collapse.
- (a): All power supplies and the PLL_REFCLK must be held within specification for a minimum of 32 μs after PARKZ is asserted (goes low) to protect DMD from possible damage.
- (b): The DMD has power sequencing requirements may impact the timing requirements of 1.8V supply, please refer to DMD data sheet for more information.

Figure 7-3. Fast Park Power-Down Waveforms

7.2 DMD Fast Park Control (PARKZ)

PARKZ is an input early warning signal that must alert the controller at least 32µs before DC supply voltages drop below specifications. Typically, the PARKZ signal is provided by the DLPA3085 or DLPA3082 interrupt output signal. PARKZ must be deasserted (set high) prior to releasing RESETZ (that is, prior to the low-to-high transition on the RESETZ input) for normal operation. When PARKZ is asserted (set low) the controller performs a Fast Park operation on the DMD which assists in maintaining the lifetime of the DMD. The reference clock must continue running and RESETZ must remain deactivated for at least 32µs after PARKZ has been asserted (set low) to allow the park operation to complete.

Fast Park operation is only intended for use when loss of power is imminent and beyond the control of the host processor (for example, when the external power source has been disconnected or the battery has dropped

below a minimum level). The longest lifetime of the DMD may not be achieved with Fast Park operation. The longest lifetime is achieved with a Normal Park operation. Hence, PARKZ is typically only used instead of a Normal Park request if there is not enough time for a Normal Park. A Normal Park operation takes much longer than 32µs to park the mirrors. During a Normal Park operation, the DLPA3085 or DLPA3082 keeps on all power supplies, and keeps RESETZ high, until the longer mirror parking has completed. Additionally, the DLPA3085 or DLPA3082 may hold the supplies on for a period of time after the parking has been completed. View the relevant DLPA3085 or DLPA3082 data sheet for more information. The longer mirror parking time ensures the longest DMD lifetime and reliability.

7.3 Power Supply Management

The DLPA3085 or DLPA3082 manages power for the DLPC8445 or DLPC8445V and DMD. See Section 7.1 for all power sequencing and timing requirements.

7.4 Hot Plug Usage

It should be noted the Hot Plug use expects the power stable to the DLPC8445 and DLPC8445V; thus no input source should be transmitted until the power rails are fully powered up. While the V-by-One, FPD-Link, DSI, and USB interfaces support hot plug usage (that is, these interfaces can be connected and disconnected while the DLPC8445 or DLPC8445V is powered), and the controller itself (and any DMD connected to the system) do not support Hot Plug use. As such, power down the system prior to removing the controller or DMD from any system.

7.5 Power Supplies for Unused Input Source Interfaces

While certain product configurations may not offer or make use of all of the available input source interfaces (for example, V-by-One, FPD-Link, DSI), the power supplies that are associated with these unused input source interfaces must still be provided as if the interface is used.

7.6 Power Supplies

7.6.1 Power Supplies DLPA3085 or DLPA3082


The DLPC8445 and DLPC8445V power supplies 0.8V, 1.8V, and 3.3V are provided by the DLPA3085 or DLPA3082 power management IC. Additional filtering must be provided for each of the uniquely defined power pins (for example, VDD_CORE, VDDR_CORE). Filtering for the power pins is discussed further in Section 8.1 of this document.

8 Layout

8.1 Layout Guidelines

8.1.1 Layout Guideline for DLPC8445 or DLPC8445V Reference Clock

The DLPC8445 or DLPC8445V requires two external reference clocks to feed its internal PLLs. A crystal or oscillator can supply these references. The recommended crystal configurations and reference clock frequencies are listed in Discrete Components Required for Crystal, with additional required discrete components shown in Table 8-1.



C_I = Crystal load capacitance

Figure 8-1. Discrete Components Required for Crystal

8.1.1.1 Recommended Crystal Oscillator Configuration

Table 8-1. Recommended Crystal Configurations

PARAMETER	CRYSTAL	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency	40	MHz
Crystal frequency tolerance (1)	±100 (200 p-p max)	PPM
Crystal equivalent series resistance (ESR)	60 (Max)	Ω
Crystal load capacitance	20 (Max)	pF
Crystal Shunt Load capacitance	7 (Max)	pF
Temperature range	-40°C to +85°C	°C
Drive level	100 (Nominal)	μW
C _{L1} external crystal load capacitor	See equation in ⁽²⁾	pF
C _{L2} external crystal load capacitor	See equation in ⁽³⁾	pF
PCB layout	A ground isolation ring around the crystal is recommended.	

⁽¹⁾ Crystal frequency tolerance to include accuracy, temperature, aging, and trim sensitivity. These are typically specified separately and the sum of all required to meet this requirement.

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ CL1 = 2 × (CL – Cstray_pll_refclk_i), where: Cstray_pll_refclk_i = Sum of the package and PCB stray capacitance at the crystal pin associated with the Controller pin REFCLKx I. See Table 8-2.

⁽³⁾ CL2 = 2 × (CL - Cstray_pll_refclk_o), where: Cstray_pll_refclk_o = Sum of the package and PCB stray capacitance at the crystal pin associated with the Controller pin REFCLKx O. See Table 8-2.



Table 8-2. Crystal Pin Capacitance

PARAMETER		MIN	NOM	MAX	UNIT
Cstray_pll_refclk_i	Sum of package and PCB stray capacitance at REFCLKA_I		0.4		pF
Cstray_pll_refclk_o	Sum of package and PCB stray capacitance at REFCLKA_O		0.4		pF

The crystal circuits in the DLPC8445 or DLPC8445V have dedicated power (VDDS18 OSC) pins, with the recommended filtering for each shown in Figure 8-2, and recommended values shown in DLPC8445 and DLPC8445V Recommended Crystal Parts.




Figure 8-2. Crystal Power Supply Filtering

Table 8-3. DLPC8445 and DLPC8445V Recommended Crystal Parts

MANUFACT- URER	PART NUMBER	NOMINAL FREQUENCY	FREQUENCY TOLERANCE, FREQUENCY STABILITY, AGING/YEAR	ESR	LOAD CAPACITANCE	OPERATING TEMPERATURE	DRIVE LEVEL
			Freq Tolerance: ±20ppm		12pF		
TXC	7M4007004 1 ⁽¹⁾	40MHz	Freq Stability: ±20ppm	30Ω max		–40°C to +85°C	100µW
			Aging/Year: ±3ppm				

⁽¹⁾ This device requires an R_S resistor with value = 0.

8.1.2 V-by-One Interface Layout Considerations

The DLPC8445 and DLPC8445V V-by-One SERDES differential interface waveform quality and timing is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring a positive timing margin requires attention to many factors.

DLPC8445 and DLPC8445V I/O timing parameters, V-by-One transmitter timing parameters, as well as Thine specific timing requirements can be found in their corresponding data sheets. PCB routing mismatch can be budgeted and met through controlled PCB routing. PCB-related requirements for V-by-One are provided in V-by-One Interface PBC Related Requirements as a starting point for the customer.

Table 8-4. V-by-One Interface PBC Related Requirements

PARAMETER ⁽¹⁾	MIN	TYP	MAX	UNIT
Intra-lane cross-talk (between VX1_DATAx_P and VX1_DATAx_N)			< 1.5	mVpp
Inter-lane cross-talk (between data lane pairs)			< 1.5	mVpp
Cross-talk between data lanes and other signals			< 1.5	mVpp
Intra-lane skew			< 40	ps
Inter-lane skew			< 800	ps

PARAMETER ⁽¹⁾	MIN	TYP	MAX	UNIT
Differential Impedance	90	100	110	Ω

(1) If using the minimum trace width and spacing to escape the Controller ball field, widening these out after escape would be desirable if practical to achieve the target 100Ω impedance (for example, to reduce transmission line losses).

Additional V-by-One layout guidelines:

- Route the differential signal pairs on the top layer of the PBC to minimize the number of vias. Limit the number of necessary vias to two.
- Route differential signal pairs over a single ground or power plane using a Micro-strip line configuration. Ground guard traces are also recommended.
- Do not route the differential signal pairs over the slit of power or ground planes.
- Minimize the trace length mismatch for each pair, and between each pair, to meet the skew requirements.
- Ensure that the bend angles associated with the differential signal pairs are between 135° and 225° (see Figure 8-3).




Figure 8-3. V-by-One Routing Example

8.1.3 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths

Table 8-5. Maximum Pin-to-Pin PCB Interconnect Recommendations

	SIGNAL INTERCON	NECT TOPOLOGY	
DMD BUS SIGNAL ⁽¹⁾ (2)	SINGLE-BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT
DMD_HS_CLK_P DMD_HS_CLK_N	6.0 (152.4)	See (3)	in (mm)
DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N			
DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N			
DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N	6.0 (152.4)		
DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N		C (3)	in
DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N		See (0)	(mm)
DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N			
DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N			
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N			
DMD_LS_CLK	6.5 (165.1)	See (3)	in (mm)
DMD_LS_WDATA	6.5 (165.1)	See (3)	in (mm)

Table 8-5. Maximum Pin-to-Pin PCB Interconnect Recommendations (continued)

	SIGNAL INTERCONNECT TOPOLOGY			
DMD BUS SIGNAL(1)(2)	SINGLE-BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT	
DMD_LS_RDATA	6.5 (165.1)	See (3)	in (mm)	
DMD_DEN_ARSTZ	7.0 (177.8)	See (3)	in (mm)	

- (1) Maximum signal routing length includes escape routing.
- (2) Multi-board DMD routing length is more restricted due to the impact of the connector.
- (3) Due to PCB variations, these recommendations cannot be defined. Any board design should SPICE simulate the controller IBIS model (found under the *Tools & Software* tab of the controller web page) so that routing lengths do not violate signal requirements.

Table 8-6. High-Speed PCB Signal Routing Matching Requirements

	SIGNAL GROUP LENGTH MATCHING(1) (2) (3)						
INTERFACE	SIGNAL GROUP	REFERENCE SIGNAL	MAX MISMATCH ⁽⁴⁾	UNIT			
	DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N						
	DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N						
	DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N						
DMD ⁽⁵⁾	DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	DMD_HS_CLK_P ±1.0 DMD_HS_CLK_N (±25.4)	±1.0	in			
DINIDIO	DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N		(±25.4)	(mm)			
	DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N						
	DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N						
	DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N						
DMD	DMD_HS_WDATA_x_P	DMD_HS_WDATA_x_N	±0.025 (±0.635)	in (mm)			
DMD	DMD_HS_CLK_P	DMD_HS_CLK_N	±0.025 (±0.635)	in (mm)			
DMD	DMD_LS_WDATA DMD_LS_RDATA	DMD_LS_CLK	±0.2 (±5.08)	in (mm)			
DMD	DMD_DEN_ARSTZ	N/A	N/A	in (mm)			

- (1) The length-matching values apply to PCB routing lengths only. Internal package routing mismatch associated with the DLPC8445 and DLPC8445V controller or the DMD requires no additional consideration.
- (2) Training is applied to DMD HS data lines. This is why the defined matching requirements are slightly relaxed compared to the LS data lines.
- (3) DMD LS signals are single-ended.
- (4) Mismatch variance for a signal group is always concerning the reference signal.
- (5) DMD HS data lines are differential; thus, these specifications are pair-to-pair.

Table 8-7. Signal Requirements

Table 6 71 Gighar Rodan of the										
PARAMETER	REFERENCE	REQUIREMENT								
	DMD_LS_WDATA	Required $33\Omega \pm 10\%$								
Course or size to market	DMD_LS_CLK	Required 33Ω ±10%								
	DMD_DEN_ARSTZ	Acceptable								
Source series termination	DMD_LS_RDATA	Required 30.1Ω ±10%								
	DMD_HS_WDATA_x_y	Not acceptable								
	DMD_HS_CLK_y	Not acceptable								

Table 8-7. Signal Requirements (continued)

PARAMETER	REFERENCE	REQUIREMENT							
	DMD_LS_WDATA	Not acceptable							
	DMD_LS_CLK	Not acceptable							
Endpoint termination	DMD_DEN_ARSTZ	Not acceptable							
Enupoint termination	DMD_LS_RDATA	Not acceptable							
	DMD_HS_WDATA_x_y	Not acceptable							
	DMD_HS_CLK_y	Not acceptable							
	DMD_LS_WDATA	50Ω ±10%							
	DMD_LS_CLK	50Ω ±10%							
PCB impedance	DMD_DEN_ARSTZ	50Ω ±10%							
r CB impedance	DMD_LS_RDATA	50Ω ±10%							
	DMD_HS_WDATA_x_y	100Ω ±10%							
	DMD_HS_CLK_y	100Ω ±10%							
	DMD_LS_WDATA	SDR (single data rate) referenced to DMD_LS_DCLK							
	DMD_LS_CLK	SDR referenced to DMD_LS_DCLK							
Signal type	DMD_DEN_ARSTZ	SDR							
Signal type	DMD_LS_RDATA	SDR referenced to DMD_LS_DLCK							
	DMD_HS_WDATA_x_y	SubLVDS							
	DMD_HS_CLK_y	SubLVDS							

8.1.4 Power Supply Layout Guidelines

The following filtering circuits are recommended for the power supply inputs listed below.

- VDDA18 Vx1
- VDDA18 FPD
- VDDA18 DSI
- VDDA33 USB
- VDDA18_USB
- VDD_CORE_Vx1
- VDD_CORE_FPD
- VDD_CORE DSI
- VDD CORE USB

Because the PBC layout is critical to the performance of the interfaces associated with these power supplies, it is vital that these power supplies be treated like an analog signal. Specifically:

- Place high-frequency components (such as ferrites and capacitors) as close to the power ball(s) as possible.
- Choose high-frequency ceramic capacitors (such as those with a value of 0.1µF, 0.01µF, and 100nF) that have low ESR and ESL values. Design the leads as short as possible, and as such, it is recommended that these capacitors be placed under the package on the opposite side of the board.
- For each power pin, a single trace (as wide as possible) must be used from the controller to the capacitor and then through the series ferrite to the power source.
- For each power pin, add a 100nF decoupling capacitor placed near the escape via. Add this decoupling capacitance to the capacitance recommended for filters. These are minimum recommendations, so different layouts may require additional capacitance.






Figure 8-4. VDDA18_VX1 (V-by-One), VDDA18_FPD (FPD-Link), VDDA18_DSI (DSI) Recommended Filter




Figure 8-5. VDDA33_USB (USB) Recommended Filter




Figure 8-6. VDDA18_USB (USB) Recommended Filter




Figure 8-7. VDD_CORE_VX1 (V-by-One), VDD_CORE_FPD (FPD-Link), VDD_CORE_DSI (DSI)

Recommended Filter




Figure 8-8. VDD_CORE_USB (USB) Recommended Filter

8.2 Thermal Considerations

The underlying thermal requirement for the DLPC8445 or DLPC8445V is that the maximum operating junction temperature (T_J) should not be exceeded (defined in the *Recommended Operating Conditions*). This temperature is dependent on the operating ambient temperature, heatsink, airflow, PCB design (including the component layout density and the amount of copper used), the power dissipation of the DLPC8445 or DLPC8445V, and power dissipation of surrounding components. The DLPC8445 or DLPC8445V's package is designed to extract heat through the package heat slug to the heatsink, via the thermal balls, and through the power and ground planes of the PCB. Thus, heatsink, copper content, and airflow over the PCB are important factors.

The recommended maximum operating ambient temperature (T_A) is provided primarily as a design target and is based on the maximum DLPC8445 or DLPC8445V power dissipation and $R_{\theta JA}$ at 0m/s, 1m/s, and 2m/s of forced airflow, where $R_{\theta JA}$ is the thermal resistance of the package as measured using the test board described in *Layout Guidelines*. This test PCB is not necessarily representative of the customer's PCB and thus the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance. TI highly recommends that once the host PCB is designed and built the thermal performance be measured and validated.

To do this, measure the top center case temperature under the worst-case product scenario (max power dissipation, max voltage, max ambient temperature) and validate that the maximum recommended case temperature (T_C) is not exceeded. This specification is based on the measured ϕ_{JT} for the DLPC8445 or DLPC8445V package and provides a relatively accurate correlation to junction temperature. Take care when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approximately 40 gauge) thermocouple. Ensure that the bead and thermocouple wire contact the top of the package. Cover the bead and thermocouple wire with a minimal amount of thermally conductive epoxy. Route the wires closely along the package and the board surface to avoid cooling the bead through the wires.

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DMD.

- DLPA3085 PMIC and High-Current LED Driver IC Data Sheet
- DLPA3082 PMIC IC Data Sheet
- DLP472TP 0.47 4K UHD Digital Micromirror Device Data Sheet

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources


TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.



9.5 Device Nomenclature

9.5.1 Device Markings



Marking Definitions:

Line 1: TI Part Number: Production DLPC84XXX = Device ID

> blank or A, B, C ... = Part Revision AMD = Package designator

Line 2: Vendor Year, Week and Lot

code

YM = Year Month Date Code P = Secondary Site Code LLL = Assembly Site Code S = Primary Site

Line 3: ECAT - Green Package

Designator

G6

9.6 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

V-by-One[®] is a registered trademark of THine Electronics, Inc.

Arm® is a registered trademark of Arm Ltd.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9.8.1 Video Timing Parameter Definitions

Active Lines Per Frame Defines the number of lines in a frame containing displayable data: ALPF is a subset

of the TLPF. (ALPF)

Active Pixels Per Line

(APPL)

Defines the number of pixel clocks in a line containing displayable data: APPL is a

subset of the TPPL.

Horizontal Back Porch (HBP) Blanking

Number of blank pixel clocks after horizontal sync but before the first active pixel. Note: HBP times are reference to the leading (active) edge of the respective sync signal.

(HFP) Blanking

Horizontal Front Porch Number of blank pixel clocks after the last active pixel but before Horizontal Sync.

Copyright © 2024 Texas Instruments Incorporated

Horizontal Sync (HS)

Timing reference point that defines the start of each horizontal interval (line). The absolute reference point is defined by the active edge of the HS signal. The active edge (either rising or falling edge as defined by the source) is the reference from which all horizontal blanking parameters are measured.

Total Lines Per Frame (TLPF)

Defines the vertical period (or frame time) in lines: TLPF = Total number of lines per frame (active and inactive).

Total Pixel Per Line (TPPL)

Defines the horizontal line period in pixel clocks: TPPL = Total number of pixel clocks per line (active and inactive).


Vertical Sync (VS)

Timing reference point that defines the start of the vertical interval (frame). The absolute reference point is defined by the active edge of the VS signal. The active edge (either rising or falling edge as defined by the source) is the reference from which all vertical blanking parameters are measured.

Vertical Back Porch (VBP) Blanking Number of blank lines after vertical sync but before the first active line.

Vertical Front Porch (VFP) Blanking

Number of blank lines after the last active line but before vertical sync.



10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 1-Nov-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLPC8445AMD	ACTIVE	FCCSP	AMD	484	260	RoHS & Green	Call TI	Level-3-250C-168 HR	0 to 70	DLPC8445AMD	Samples
DLPC8445VAMD	ACTIVE	FCCSP	AMD	484	100	RoHS & Green	Call TI	Level-3-250C-168 HR	0 to 70	DLPC8445VAMD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2024



www.ti.com 5-Nov-2024

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLPC8445AMD	AMD	FCCSP	484	260	10 X 26	150	315	135.9	7620	11.8	10	NA
DLPC8445VAMD	AMD	FCCSP	484	100	10 X 26	150	315	135.9	7620	11.8	10	NA

Flip Chip-Chip Scale Package




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.



Flip Chip-Chip Scale Package




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



Flip Chip-Chip Scale Package



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated