DRV8000-Q1 Automotive Highly-integrated, Multi-function Driver for Door Control

1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T_A
- 4.5V to 35V (40V abs. max) operating range
- H-bridge or dual-channel half-bridge gate drivers
  - Smart gate drive architecture
  - Tripler charge pump for 100% PWM
  - Wide common mode current shunt amplifier
- 1 Integrated Half-bridge with I_{OUT} Max 8A (R_{DSON} = 132mΩ, 66mΩ per FET)
- 1 Integrated Half-bridge with I_{OUT} Max 7A (R_{DSON} = 160mΩ, 80mΩ per FET)
- 2 Integrated Half-bridges with I_{OUT} Max 4A (R_{DSON} = 400mΩ, 200mΩ per FET)
- 2 Integrated Half-bridges with I_{OUT} Max 1.3A load (R_{DSON} = 1500mΩ, 750mΩ per FET)
- 1 Configurable Integrated High-side driver as Lamp or LED driver with I_{OUT} Max 1.5/0.5A (R_{DSON} = 0.4/1.5Ω)
- 5 Integrated High-side drivers for 0.5/0.25A load (R_{DSON} = 1.5Ω)
  - 1 High-side driver to supply electro chromic (EC) glass MOSFET
- 1 external MOSFET gate driver for charge of electro chromic glass
- 1 integrated Low-side FET for discharge of electro chromic glass
- Internal 10bit PWM generator for high-side drivers
- All high-side drivers support a low- or high- current threshold constant current mode to drive a wide range of LED modules
- 1 external MOSFET gate driver for heater
  - Offline open load detection
  - V_{DS} monitoring of low R_{DSON} MOSFET for short circuit detection
- Integrated driver output features Current regulation (ITRIP)
- Muxable sense output (IPROPI)
  - Internal current sensing with proportional current output (IPROPI)
  - Advanced die temperature monitoring with multiple thermal clusters
  - Scaled supply voltage output
- Protection and diagnostic features with configurable fault behavior
  - Load diagnostics in both the off-state and on-state to detect open load and short circuit
  - Over current and over temperature protection
- Device Comparison Table

2 Applications

- Door module
- Body control modules
- Zonal module

3 Description

The DRV8000-Q1 device integrates multiple types of drivers intended for multiple functions: driving and diagnosing motor (inductive), resistive and capacitive loads. The device features two half-bridge gate drivers, 6 integrated half-bridges, 6 integrated high-side drivers, one external high-side gate driver for heater, one external high-side gate driver for electrochromic charge and one integrated low-side driver for electrochromic load discharge. Each individual driver has PWM input control options, sensing and diagnostics, along with device system protection and diagnostics. There are also dedicated programmable PWM generators for each high-side driver. Proportional current sense pin output is available for all integrated drivers, along with a robust and flexible current shunt amplifier for the gate driver.

The high-side and low-side drivers can be used to drive MOSFETs for special loads such as heating element or electro-chromic elements. These drivers include offline and active diagnostics.

The device provides protection features such as under and over voltage monitors, offline open load and short circuit diagnostics, and zone-based thermal monitoring and shutdown protection.

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE (NOM)(2)
DRV8000-Q1	VQFN (48)	7.00mm x 7.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.



ADVANCE INFORMATION

ADVANCE INFORMATION

Table of Contents

4 Device Comparison

Table 4-1. Device Comparison

DEVICE NAME	H-Bridge Gate Driver	Half-bridge Driver	High-side Driver	Lamp/LED HS Driver	EC Gate Driver	Heater HS Gate Driver	Current Shunt Amp	Package
DRV8000-Q1	1x	6x	5x	1x	1x	1x	1x	7x7 QFN-48 Wettable Flank
DRV8001-Q1	X	6x	5x	1x	1x	1x	X	6x6 QFN-40 Wettable Flank
DRV8002-Q1	1x	6x	5x	1x	X	X	1x	7x7 QFN-48 Wettable Flank

Table 4-2. Device Orderable Information

Device	Pre-production Part Number	Orderable Part Number	EVM
DRV8000-Q1	PDRV8000QWRGZRQ1	DRV8000QRGZRQ1	DRV8000-Q1EVM
DRV8001-Q1	PDRV8001QWRHARQ1	DRV8001QRHARQ1	DRV8001-Q1EVM
DRV8002-Q1	PDRV8002QRGZRQ1	DRV8002QRGZRQ1	DRV8002-Q1EVM

ADVANCE INFORMATION

ADVANCE INFORMATION

5 Pin Configuration and Functions



Figure 5-1. VQFN (RGZ) 48-Pin Package and Pin Functions

Table 5-1. Pin Functions

PIN		I/O[1]	TYPE	DESCRIPTION
NO.	NAME			
1	OUT4	O	Power	400mΩ half-bridge output 4.
2	PVDD	I	Power	Device driver power supply input. Connect to the bridge power supply. Connect a 0.1µF, PVDD-rated ceramic capacitor and local bulk capacitance greater than or equal to 10µF between PVDD and GND pins.
3	VCP	I/O	Power	Charge pump output. Connect a 1µF, 16V ceramic capacitor between VCP and PVDD pins.
4	CP1H	I/O	Power	Charge pump switching node. Connect a 100nF, PVDD-rated ceramic capacitor between the CP1H and CP1L pins.
5	CP1L	I/O	Power	
6	CP2H	I/O	Power	Charge pump switching node. Connect a 100nF, PVDD-rated ceramic capacitor between the CP2H and CP2L pins.
7	CP2L	I/O	Power	
8	PVDD	I	Power	Device driver power supply input. Connect to the bridge power supply. Connect a 0.1µF, PVDD-rated ceramic capacitor and local bulk capacitance greater than or equal to 10µF between PVDD and GND pins.
9	OUT5	O	Power	132mΩ half-bridge output 5.
10	PGND	I/O	Ground	Device ground. Connect to system ground.
11	OUT1	O	Power	1.5Ω half-bridge output 1.

Table 5-1. Pin Functions (continued)

PIN		I/O[1]	TYPE	DESCRIPTION
NO.	NAME			
12	OUT2	O	Power	1.5Ω half-bridge output 2.
13	GD_IN1	I	Digital	Half-bridge and H-bridge control input 1.
14	GD_IN2	I	Digital	Half-bridge and H-bridge control input 2.
15	PWM1	I	Digital	PWM input 1 for regulation of all drivers except electrochrome.
16	nSCS	I	Digital	Serial chip select. A logic low on this pin enables serial interface communication. Internal pull-up resistor.
17	SDI	I	Digital	Serial data input. Data is captured on the falling edge of the SCLK pin. Internal pull-down resistor.
18	SDO	O	Digital	Serial data output. Data is shifted out on the rising edge of the SCLK pin. Push-pull output.
19	SCLK	I	Digital	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin. Internal pull-down resistor.
20	IPROPI/PWM2	I/O	Analog	Sense output is multiplexed from any of driver load current feedback, PVDD voltage feedback, or thermal cluster temperature feedback. Can also be configured as second PWM pin input for half-bridge drivers.
21	SO	O	Analog	Shunt amplifier output.
22	DRVOFF	I	Analog	Gate driver shutdown pin. Logic high to pull down both high-side and low-side gate driver outputs. Internal pull-down resistor.
23	nSLEEP	I	Analog	Device enable pin. Logic low to shutdown the device and enter sleep mode. Internal pull-down resistor.
24	DVDD	I	Power	Device logic and digital output power supply input. Recommended to connect a 1.0µF, 6.3V ceramic capacitor between the DVDD and GND pins.
25	DGND	I/O	Ground	Device ground. Connect to system ground.
26	ECFB	I/O	Power	For EC control, pin is used as voltage monitor input and fast discharge low-side switch. If the EC drive function is not used, connect this pin to GND through 10kΩ resistor.
27	ECDRV	O	Analog	For EC control, pin controls the gate of external MOSFET for EC voltage regulation
28	SH_HS	I	Analog	Source pin of high-side heater MOSFET and output to heater load. Connect to source of high-side MOSFET.
29	GH_HS	O	Analog	Gate driver output for heater MOSFET. Connect to gate of high-side MOSFET.
30	SN	I	Analog	Amplifier negative input. Connect to negative terminal of the shunt resistor.
31	SP	I	Analog	Amplifier positive input. Connect to positive terminal of the shunt resistor.
32	GH2	O	Analog	High-side gate driver output. Connect to the gate of the high-side MOSFET.
33	SH2	I	Analog	High-side source sense input. Connect to the high-side MOSFET source.
34	GL2	O	Analog	Low-side gate driver output. Connect to the gate of the low-side MOSFET.
35	SL	I	Analog	Low-side MOSFET gate drive sense and power return. Connect to system ground with low impedance path to the low-side MOSFET ground return.
36	GL1	O	Analog	Low-side gate driver output. Connect to the gate of the low-side MOSFET.
37	SH1	I	Analog	High-side source sense input. Connect to the high-side MOSFET source.
38	GH1	O	Power	High-side gate driver output. Connect to the gate of the high-side MOSFET.
39	OUT12	O	Power	1.5Ω high-side driver output 12. Connect to low-side load.
40	OUT11	O	Power	1.5Ω high-side driver output 11. Configurable as SC protection switch for EC drive. Connect to low-side load.
41	OUT10	O	Power	1.5Ω high-side driver output 10. Connect to low-side load.
42	OUT9	O	Power	1.5-Ω high-side driver output 9. Connect to low-side load.
43	OUT8	O	Power	1.5-Ω high-side driver output 8. Connect to low-side load.

ADVANCE INFORMATION

Table 5-1. Pin Functions (continued)

PIN		I/O[1]	TYPE	DESCRIPTION
NO.	NAME			
44	OUT7	O	Power	High-side driver output with configurable R_{DSON} (400mΩ/1500mΩ). Connect to low-side load.
45	PVDD	I	Power	Device driver power supply input. Connect to the bridge power supply. Connect a 0.1µF, PVDD-rated ceramic capacitor and local bulk capacitance greater than or equal to 10µF between PVDD and GND pins.
46	OUT6	O	Power	160mΩ half-bridge output 6.
47	PGND	I/O	Ground	Device ground. Connect to system ground.
48	OUT3	O	Power	400mΩ half-bridge output 3.

(1) I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply pin voltage	PVDD	–0.3	40	V
Power supply transient voltage ramp	PVDD		2	V/µs
Digital Logic power supply voltage ramp	DVDD		2	V/µs
Voltage difference between ground pins	GND, PGND	–0.3	0.3	V
Charge pump pin voltage	VCP	–0.3	PVDD + 15	V
Charge pump high-side pin voltage	CP1H	V_{PVDD} – 0.3	V_{VCP} + 0.3	V
Charge pump high-side pin voltage	CP2H	V_{PVDD} – 0.6	V_{VCP} + 0.3	V
Charge pump low-side pin voltage	CP1L, CP2L	–0.3	V_{PVDD} + 0.3	V
Digital regulator pin voltage	DVDD	–0.3	5.75	V
Logic pin voltage	GD_INx, PWM1, IPROPI/PWM2, DRVOFF nSLEEP, SCLK, SDI, nSCS	–0.3	5.75	V
Output logic pin voltage	SDO	–0.3	V_{DVDD} + 0.3	V
Output pin voltage	OUT1-OUT12, ECDRV, ECFB	–0.3	V_{PVDD} + 0.9	V
Output current	OUT1-OUT12, ECDRV, ECFB	Internally Limited	Internally Limited	A
Heater and Electrochromic MOSFET gate drive pin voltage	GH_HS, ECDRV	V_{HEAT} – 0.3 to V_{HEAT} + 13	V_{VCP} + 0.3	V
Heater and Electrochromic MOSFET source pin voltage	SH_HS, ECFB	–0.3	V_{PVDD} + 0.3	V
High-side driver and Heater MOSFET source pin maximum energy dissipation, T_J = 25°C, L_{LOAD} < 100 µH	OUT7-OUT12, SH_HS	-	1	mJ
High-side gate drive pin voltage	GHx(2)	–2	V_{VCP} + 0.3	V
Transient 1-µs high-side gate drive pin voltage	GHx(2)	–5	V_{VCP} + 0.3	V
High-side gate drive pin voltage with respect to SHx	GHx(2)	–0.3	13.5	V
High-side sense pin voltage	SHx(2)	–2	40	V
Transient 1-µs high-side sense pin voltage	SHx(2)	–5	40	V
Low-side gate drive pin voltage	GLx(2)	–2	13.5	V
Transient 1-µs low-side gate drive pin voltage	GLx(2)	–3	13.5	V
Low-side gate drive pin voltage with respect to PGND	GLx(2)	–0.3	13.5	V
Low-side snse pin voltage	SL(2)	–2	2	V
Transient 1-µs low-side sense pin voltage	SL(2)	–3	3	V
Gate drive current	GHx, GLx	Internally Limited	Internally Limited	A
Amplifier input pin voltage	SN, SP	–2	V_{VCP} + 0.3	V
Transient 1-µs amplifier input pin voltage	SN, SP	–5	V_{VCP} + 0.3	V
Amplifier input differential voltage	SN, SP	–5.75	5.75	V
Amplifier output pin voltage	SO	–0.3	V_{DVDD} + 0.3	V
Ambient temperature, T_A		–40	125	°C
Junction temperature, T_J		–40	150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ADVANCE INFORMATION

(2) PVDD with respect to GHx, SHx, GLx, or SL should not exceed 40 V. When PVDD is greater than 35 V, negative voltage on GHx, SHx GLx, and SL should be limited to ensure this rating is not exceeded. When PVDD is less than 35 V, the full negative rating of GHx, SHx, GLx, and SL is available.

6.2 ESD Ratings Auto

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD(1) Classification Level 2	PVDD, OUT1 - OUT12, ECFB, GND	±4000	V
			All other pins	±2000	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	Corner pins	±750	
			Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{PVDD}	Power supply voltage	PVDD	4.5		35	V
I_{HS} (1)	High-side average gate-drive current	GHx	0		15	mA
I_{LS} (1)	Low-side average gate-drive current	GLx	0		15	mA
V_{DVDD}	Logic input voltage	DVDD	3		5.5	V
V_{DIN}	Digital input voltage	GD_INx, PWM1, IPROPI/PWM2, DRVOFF, SO, SCLK, SDI	0		5.5	V
I_{DOUT}	Digital output current	SDO	0		5	mA
f_{PWM}	Input PWM frequency	PWM1, IPROPI/PWM2	0		25	kHz
V_{IPROPI}	Analog output voltage	IPROPI (IPROPI/PWM2 pin)	0		3.6	V
V_{IPROPI}	Analog output voltage for V_{PVDD} < 5.6 V	IPROPI (IPROPI/PWM2 pin)	0		V_{PVDD} - 2	V
I_{SO}	Shunt amplifier output current	SO	0		5	mA
T_A	Operating ambient temperature		–40		125	°C
T_J	Operating junction temperature		–40		150	°C

(1) Power dissipation and thermal limits must be observed

6.4 Thermal Information RGZ package

THERMAL METRIC(1)		RGZ Package	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (DVDD, VCP, PVDD)					

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{PVDDQ}	PVDD sleep mode current	V_{PVDD} = 13.5 V, nSLEEP = 0 V -40 ≤ T_J ≤ 85˚C		2.5	5	µA
I_{DVDDQ}	DVDD sleep mode current	V_{PVDD} = 13.5 V, nSLEEP = 0 V -40 ≤ T_J ≤ 85˚C		2	4	µA
I_{PVDD}	PVDD active mode current	V_{PVDD} = 13.5, nSLEEP = 5 V		5	10	mA
I_{DVDD}	DVDD active mode current	V_{DVDD} = 5 V, SDO = 0 V		11.5	15	mA
$I_{PVDD\_CP\_DIS}$	PVDD charge pump disabled mode current	V_{PVDD} = 13.5 V, DIS_CP = 1, EN_GD = 0 V -40 ≤ T_J ≤ 85˚C		2		mA
$I_{DVDD\_CP\_DIS}$	DVDD charge pump disabled mode current	V_{PVDD} = 13.5 V, DIS_CP = 1, EN_GD = 0 V -40 ≤ T_J ≤ 85˚C		10		mA
t_{WAKE}	Turnon time	nSLEEP = 5 V to active mode			1	ms
t_{SLEEP}	Turnoff time	nSLEEP = 0 V to sleep mode			1	ms
t_{DRVOFF_FLTR}	Filter time for DRVOFF signal asserted	DRVOFF = 0 V to 5 V		15		µs
f_{VDD}	Digital oscillator switching frequency	Primary frequency of spread spectrum		14.25		MHz
V_{VCP}	Charge pump regulator voltage with respect to PVDD	V_{PVDD} ≥ 9 V, I_{VCP} ≤ 20 mA	9.5	10.5	11	V
V_{VCP}	Charge pump regulator voltage with respect to PVDD	V_{PVDD} = 7 V, I_{VCP} ≤ 15 mA	8.5	9	11	V
V_{VCP}	Charge pump regulator voltage with respect to PVDD	V_{PVDD} = 5 V, I_{VCP} ≤ 12 mA	6.8	7.5	11	V
I_{VCP_LIM}	Charge pump output current limit	V_{PVDD} = 13.5 V, C_{FLY1} = C_{FLY2} = 100 nF, C_{VCP} = 1 µF, inrush during charge pump start-up			500	mA
f_{VCP}	Charge pump switching frequency	Primary frequency of spread spectrum		400		kHz
LOGIC-LEVEL INPUTS (INx, nSLEEP, SCLK, SDI, etc)						
V_{IL}	Input logic low voltage	DRVOFF, GD_INx, PWM1, IPROPI/PWM2, nSLEEP, SCLK, SDI	0.3		V_{DVDD} x 0.3	V
V_{IH}	Input logic high voltage	DRVOFF, GD_INx, PWM1, IPROPI/PWM2, nSLEEP, SCLK, SDI	V_{DVDD} x 0.7		5.5	V
V_{HYS}	Input hysteresis	DRVOFF, GD_INx, PWM1, IPROPI/PWM2, nSLEEP, SCLK, SDI		V_{DVDD} x 0.15		V
I_{IL}	Input logic low current	V_{DIN} = 0 V, DRVOFF, GD_INx, PWM1, IPROPI/PWM2, nSLEEP, SCLK, SDI	–5		5	µA
I_{IL}	Input logic low current	V_{DIN} = 0 V, nSCS		25	50	µA
I_{IH}	Input logic high current	V_{DIN} = 5 V, nSCS	–5		5	µA
I_{IH}	Input logic high current	V_{DIN} = 5 V, DRVOFF, GD_INx, PWM1, IPROPI/PWM2, nSLEEP, SCLK, SDI		25	50	µA
R_{PD}	Input pull-down resistance	To GND, DRVOFF, GD_INx, PWM1, nSLEEP, SCLK, SDI	140	200	260	kΩ
R_{PU}	Input pull-up resistance	To DVDD, nSCS	140	200	265	kΩ
PUSH-PULL OUTPUT SDO						
V_{OL}	Output logic low voltage	I_{OD} = 5 mA			0.5	V
V_{OH}	Output logic high voltage	I_{OD} = –5 mA, SDO	DVDD x 0.8			V
GATE DRIVERS (GHx, GLx, SHx, SL)						
V_{GHx_L}	GHx low level output voltage	I_{DRVN_HS} = I_{STRONG}, I_{GHx} = 1mA, GHx to SHx	0		0.25	V
V_{GLx_L}	GLx low level output voltage	I_{DRVN_LS} = I_{STRONG}, I_{GLx} = 1mA, GLx to SL	0		0.25	V

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{GHx_H}	GHx high level output voltage	I_{DRVP_HS} = I_{HOLD}, I_{GHx} = 1mA, VCP to GHx	0		0.25	V
V_{GLx_H}	GLx high level output voltage	I_{DRVP_LS} = I_{HOLD}, I_{GLx} = 1mA 10.5 V ≤ V_{PVDD} ≤ 35 V, GLx to PGND		10.5	12.5	V
I_{DRVP}	Peak gate current (source)	IDRVP_x = 0000b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	0.2	0.5	0.83	mA
		IDRVP_x = 0001b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	0.5	1	1.6	mA
		IDRVP_x = 0010b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	1.3	2	2.8	mA
		IDRVP_x = 0011b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	2.1	3	4	mA
		IDRVP_x = 0100b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	2.9	4	5.3	mA
		IDRVP_x = 0101b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	3.75	5	6.4	mA
		IDRVP_x = 0110b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	4.5	6	7.6	mA
		IDRVP_x = 0111b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	5.5	7	9	mA
		IDRVP_x = 1000b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	6	8	10	mA
		IDRVP_x = 1000b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	9	12	15	mA
		IDRVP_x = 1001b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	12	16	20	mA
		IDRVP_x = 1010b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	15	20	25	mA
		IDRVP_x = 1011b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	18	24	30	mA
		IDRVP_x = 1100b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	24	31	40	mA
		IDRVP_x = 1101b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	28	48	62	mA
		IDRVP_x = 1111b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	46	62	78	mA

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{DRVN}	Peak gate current (sink)	IDRVN_x = 0000b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	0.07	0.5	0.85	mA
		IDRVN_x = 0001b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	0.23	1	1.7	mA
		IDRVN_x = 0010b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	0.7	2	3.2	mA
		IDRVN_x = 0011b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	1.2	3	4.6	mA
		IDRVN_x = 0100b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	1.75	4	5.9	mA
		IDRVN_x = 0101b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	2.4	5	7.2	mA
		IDRVN_x = 0110b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	3	6	8.5	mA
		IDRVN_x = 0111b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	3.6	7	9.8	mA
		IDRVN_x = 1000b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	4.3	8	11	mA
		IDRVN_x = 1001b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	7.3	12	16	mA
		IDRVN_x = 1010b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	11	16	20	mA
		IDRVN_x = 1011b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	14.3	20	25	mA
		IDRVN_x = 1100b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	18	24	30	mA
		IDRVN_x = 1101b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	24	31	40	mA
		IDRVN_x = 1110b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	28	48	62	mA
		IDRVN_x = 1111b, V_{GSx} = 3 V, V_{PVDD} ≥ 7 V	46	62	78	mA
I_{HOLD}	Gate pull-up hold current	Gate hold source current, V_{GSx} = 3 V	5	16	30	mA
I_{STRONG}	Gate pull-down strong current	V_{GSx} = 3 V I_{DRV} = 0.5 to 12 mA	30	62	100	mA
I_{STRONG}	Gate pull-down strong current	V_{GSx} = 3 V I_{DRV} = 16 to 62 mA	45	128	200	mA
R_{PDSA_LS}	Low-side semi-active gate pull-down	GLx to SL, V_{GSx} = 3 V		1.8		kΩ
R_{PDSA_LS}	Low-side semi-active gate pull-down	GLx to SL, V_{GSx} = 1 V		5		kΩ
R_{PD_HS}	High-side passive gate pull-down resistor	GHx to SHx		150		kΩ
R_{PD_LS}	Low-side passive gate pull-down resistor	GLx to SL		150		kΩ
I_{SHx}	Switch-node sense leakage current	Into SHx, SHx = PVDD < 28 V GHx - SHx = 0 V, nSLEEP = 0 V	–5	0	20	µA
I_{SHx}	Switch-node sense leakage current	Into SHx, SHx = PVDD < 37 V GHx - SHx = 0 V, nSLEEP = 0 V	–5	0	80	µA
I_{SHx}	Switch-node sense leakage current	Into SHx, SHx = PVDD < 37 V GHx - SHx = 0 V, nSLEEP = 5 V	–150	–100	0	µA
GATE DRIVER TIMINGS (GHx, GLx)						
t_{PDR_LS}	Low-side rising propagation delay	Input to GLx rising		300	850	ns
t_{PDF_LS}	Low-side falling propagation delay	Input to GLx falling		300	600	ns
t_{PDR_HS}	High-side rising propagation delay	Input to GHx rising		300	600	ns
t_{PDF_HS}	High-side falling propagation delay	Input to GHx rising		300	600	ns

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DEAD}	Internal handshake dead-time	GLx/GHx falling 10% to GHx/GLx rising 10%		350		ns
t_{DEAD_D}	Insertable digital dead-time	VGS_TDEAD = 00b, Handshake only		0		µs
		VGS_TDEAD = 01b	1.6	2	2.4	µs
		VGS_TDEAD = 10b	3.4	4	4.6	µs
		VGS_TDEAD = 11b	7.2	8	8.8	µs
CURRENT SHUNT AMPLIFIERS (SN, SO, SP)						
V_{COM}	Common mode input range		–2		V_{PVDD} + 2	V
G_{CSA}	Sense amplifier gain	CSA_GAIN = 00b	9.75	10	10.25	V/V
		CSA_GAIN = 01b	19.5	20	20.5	V/V
		CSA_GAIN = 10b	39	40	41	V/V
		CSA_GAIN = 11b	78	80	82	V/V
t_{SET}	Sense amplifier settling time to 1%	V_{SO_STEP} = 1.5 V, G_{CSA} = 10 V/V C_{SO} = 60 pF		2.2		µs
		V_{SO_STEP} = 1.5 V, G_{CSA} = 20 V/V C_{SO} = 60 pF		2.2		µs
		V_{SO_STEP} = 1.5 V, G_{CSA} = 40 V/V C_{SO} = 60 pF		2.2		µs
		V_{SO_STEP} = 1.5 V, G_{CSA} = 80 V/V C_{SO} = 60 pF		3		µs
t_{BLK_CSA}	Sense amplifier output blanking time	CSA_BLK = 000b		0		%
		CSA_BLK = 001b		25		%
		CSA_BLK = 010b		37.5		%
		CSA_BLK = 011b		50		%
		CSA_BLK = 100b		62.5		%
		CSA_BLK = 101b		75		%
		CSA_BLK = 110b		87.5		%
		CSA_BLK = 111b		100		%
t_{SLEW_CSA}	Output slew rate	C_{SO} = 60 pF		2.5		V/µs
V_{BIAS}	Output voltage bias	V_{SPx} = V_{SNx} = 0 V, V_{DVDD} = 3.3 V, CSA_DIV = 0b		V_{DVDD} / 2		V
		V_{SPx} = V_{SNx} = 0 V, V_{DVDD} = 3.3 V, CSA_DIV = 1b		V_{DVDD} / 8		V
V_{LINEAR}	Linear output voltage range	V_{DVDD} = 3.3 V = 5 V	0.25		V_{DVDD} – 0.25	V
V_{OFF}	Input offset voltage	V_{SPx} = V_{SNx} = 0V, T_J = 25˚C	–1		1	mV
V_{OFF_D}	Input offset voltage drift	V_{SPx} = V_{SNx} = 0 V		±10	±25	µV/˚C
I_{BIAS}	Input bias current	V_{SPx} = V_{SNx} = 0 V			100	µA
I_{BIAS_OFF}	Input bias current offset	I_{SPx} - I_{SNx}			100	µA
CMRR	Common mode rejection ratio	DC, –40 ≤ T_J ≤ 125˚C	72	90		dB
		DC, –40 ≤ T_J ≤ 150˚C	69	90		dB
		20kHz		80		dB
PSRR	Power supply rejection ratio	PVDD to SOx, DC		100		dB
		PVDD to SOx, 20kHz		90		dB
		PVDD to SOx, 400kHz		70		dB
GATE DRIVER PROTECTION CIRCUITS						

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CP_UV}	Charge pump undervoltage threshold	V_{VCP} - V_{PVDD}, V_{VCP} falling VCP_UV_MODE = 0b	4	4.75	5.5	V
		V_{VCP} - V_{PVDD}, V_{VCP} falling VCP_UV_MODE = 1b	5.5	6.25	7	V
$t_{CP\_UV\_DG}$	Charge pump undervoltage deglitch time		8	10	12.75	µs
V_{CP_SO}	Charge pump tripler to doubler switch over threshold	V_{PVDD} rising	18	18.75	19.5	V
V_{CP_SO}	Charge pump tripler to doubler switch over threshold	V_{PVDD} falling	17	17.75	18.5	V
$t_{CP\_SO\_HYS}$	Charge pump tripler to doubler switch over hysteresis			1		V
$t_{CP\_SO\_DG}$	Charge pump tripler to doubler switch over threshold deglitch		8	10	12.75	µs
V_{GS_CLP}	High-side driver VGS protection clamp		12.5	15	17	V
V_{GS_LVL}	Gate voltage monitor threshold	V_{GHx} – V_{SHx}, V_{GLx} – V_{PGND}, VGS_LVL = 0b	1.1	1.4	1.75	V
		V_{GHx} – V_{SHx}, V_{GLx} – V_{PGND}, VGS_LVL = 1b	0.75	1	1.2	V
$t_{GS\_FLT\_DG}$	V_{GS} fault monitor deglitch time		1.5	2	2.75	µs
$t_{GS\_HS\_DG}$	V_{GS} handshake monitor deglitch time			210		ns
t_{DRIVE}	V_{GS} and V_{DS} monitor blanking time	VGS_TDRV = 000b	1.5	2	2.5	µs
		VGS_TDRV = 001b	3.25	4	4.75	µs
		VGS_TDRV = 010b	7.5	8	9	µs
		VGS_TDRV = 011b	10	12	14	µs
		VGS_TDRV = 100b	14	16	18	µs
		VGS_TDRV = 101b	20	24	28	µs
		VGS_TDRV = 110b	28	32	36	µs
		VGS_TDRV = 111b	80	96	120	µs
V_{DS_LVL}	V_{DS} overcurrent protection threshold	VDS_LVL = 0000b	0.051	0.06	0.069	V
		VDS_LVL = 0001b	0.068	0.08	0.092	V
		VDS_LVL = 0010b	0.085	0.10	0.115	V
		VDS_LVL = 0011b	0.102	0.12	0.138	V
		VDS_LVL = 0100b	0.119	0.14	0.161	V
		VDS_LVL = 0101b	0.136	0.16	0.184	V
		VDS_LVL = 0110b	0.153	0.18	0.207	V
		VDS_LVL = 0111b	0.17	0.2	0.23	V
		VDS_LVL = 1000b	0.255	0.3	0.345	V
		VDS_LVL = 1001b	0.35	0.4	0.45	V
		VDS_LVL = 1010b	0.44	0.5	0.56	V
		VDS_LVL = 1011b	0.52	0.6	0.68	V
		VDS_LVL = 1100b	0.61	0.7	0.79	V
		VDS_LVL = 1101b	0.88	1	1.12	V
		VDS_LVL = 1110b	1.2	1.4	1.6	V
		VDS_LVL = 1111b	1.75	2	2.25	V
t_{DS_DG}	V_{DS} overcurrent protection deglitch time	VDS_DG = 00b	0.75	1	1.5	µs
		VDS_DG = 01b	1.5	2	2.5	µs
		VDS_DG = 10b	3.25	4	4.75	µs
		VDS_DG = 11b	7.5	8	9	µs

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{OLD_PU}	Offline diagnostic current source	Pull up current		3		mA
I_{OLD_PD}	Offline diagnostic current source	Pull down current		3		mA
R_{OLD}	Offline open load resistance detection threshold	V_{DS_LVL} = 1.4 V, 4.9 V ≤ V_{PVDD} ≤ 18 V		22	50	kΩ
		V_{DS_LVL} = 1.4 V, 4.9 V ≤ V_{PVDD} ≤ 37 V		22	105	kΩ
		V_{DS_LVL} = 2 V, 4.9 V ≤ V_{PVDD} ≤ 18 V		10	25	kΩ
		V_{DS_LVL} = 2 V, 4.9 V ≤ V_{PVDD} ≤ 37 V		10	50	kΩ
HEATER MOSFET DRIVER						
$I_{GH\_HS\_HEAT}$	Average charge-current	T_J = 25 ˚C		50		mA
R_{GL_HEAT}	On-resistance (discharge stage)	$I_{GH\_HS\_HEAT}$ = 25 mA; T_J = 25 ˚C	15	20	25	Ω
R_{GL_HEAT}	On-resistance (discharge stage)	$I_{GH\_HS\_HEAT}$ = 25 mA; T_J = 125 ˚C		28	36	Ω
$V_{GH\_HS\_HIGH}$	GH_HS high level output voltage	V_{PVDD} = 4.5 V; I_{CP} = 15 mA	V_{SH_HS} + 6			V
$V_{GH\_HS\_HIGH}$	GH_HS high level output voltage	V_{PVDD} = 13.5 V; I_{CP} = 15 mA	V_{SH_HS} + 8	V_{SH_HS} + 10	V_{SH_HS} + 11.5	V
$I_{HEAT\_SH\_STBY\_LK}$	SH_HS leakage current standby				25	µA
R_{GS_HEAT}	Passive gate-clamp resistance			150		kΩ
$t_{PDR\_GH\_HS}$	GH_HS rising propagation delay	V_{PVDD} = 13.5 V; R_G = 0 Ω; C_G = 2.7 nF		0.5		µs
$t_{PDF\_GH\_HS}$	GH_HS falling propagation delay	V_{PVDD} = 13.5 V; V_{SH_HS} = 0 V; R_G = 0 Ω; C_G = 2.7 nF		0.5		µs
$t_{RISE\_GH\_HS}$	Rise time (switch mode)	V_{PVDD} = 13.5 V; V_{SH_HS} = 0 V; R_G = 0 Ω; C_G = 2.7 nF		300		ns
$t_{FALL\_GH\_HS}$	Fall time (switch mode)	V_{PVDD} = 13.5 V; V_{SH_HS} = 0 V; R_G = 0 Ω; C_G = 2.7 nF		170		ns
HEATER PROTECTION CIRCUITS						
$V_{DS\_LVL\_HEAT}$	V_{DS} overcurrent protection threshold for heater MOSFET	HEAT_VDS_LVL = 0000b	0.051	0.06	0.069	V
		HEAT_VDS_LVL = 0001b	0.068	0.08	0.092	V
		HEAT_VDS_LVL = 0010b	0.085	0.10	0.115	V
		HEAT_VDS_LVL = 0011b	0.102	0.12	0.138	V
		HEAT_VDS_LVL = 0100b	0.119	0.14	0.161	V
		HEAT_VDS_LVL = 0101b	0.136	0.16	0.184	V
		HEAT_VDS_LVL = 0110b	0.153	0.18	0.207	V
		HEAT_VDS_LVL = 0111b	0.17	0.2	0.23	V
		HEAT_VDS_LVL = 1000b	0.204	0.240	0.276	V
		HEAT_VDS_LVL = 1001b	0.238	0.280	0.322	V
		HEAT_VDS_LVL = 1010b	0.272	0.320	0.368	V
		HEAT_VDS_LVL = 1011b	0.306	0.360	0.414	V
		HEAT_VDS_LVL = 1100b	0.340	0.400	0.460	V
		HEAT_VDS_LVL = 1101b	0.374	0.440	0.506	V
		HEAT_VDS_LVL = 1110b	0.476	0.560	0.644	V
		HEAT_VDS_LVL = 1111b	0.85	1	1.15	V
$t_{DS\_HEAT\_DG}$	V_{DS} overcurrent protection deglitch time	HEAT_VDS_DG = 00b	0.75	1	1.5	µs
		HEAT_VDS_DG = 01b	1.5	2	2.5	µs
		HEAT_VDS_DG = 10b	3.25	4	4.75	µs
		HEAT_VDS_DG = 11b	7.5	8	9	µs

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DS\_HEAT\_BLK}$	V_{DS} overcurrent protection blanking time	HEAT_VDS_BLK = 00b	3.25	4	4.75	µs
		HEAT_VDS_BLK = 01b	7.5	8	9	µs
		HEAT_VDS_BLK = 10b	14	16	18	µs
		HEAT_VDS_BLK = 11b	28	32	36	µs
V_{OL_HEAT}	Open load threshold voltage	V_{SLx} = 0 V	1.8	2	2.2	V
I_{OL_HEAT}	Pull-up current source open-load diagnosis activated	V_{SLx} = 0 V; $V_{SHheater}$ = 4.5 V		1		mA
t_{OL_HEAT}	Open-load filter time for heater MOSFET			2		ms
ELECTROCHROMIC DRIVER						
R_{DSON} ECFB	Low-side MOSFET on resistance for EC discharge	V_{PVDD} = 13.5 V; T_J = 25 ˚C; I_{ECFB} = ±0.5 A ECFB_LS_EN = 1b		1500		mΩ
R_{DSON} ECFB	Low-side MOSFET on resistance for EC discharge	V_{PVDD} = 13.5 V; T_J = 150 ˚C; I_{ECFB} = ±0.5 A ECFB_LS_EN = 1b			3000	mΩ
I_{OC_ECFB}	Output current threshold of low-side MOSFET	V_{PVDD} = 13.5 V; T_J = 25 ˚C; I_{ECFB} current sink	0.5		1	A
$t_{DG\_OC\_ECFB}$	Over current shutdown deglitch time	V_{PVDD} = 13.5 V; T_J = 25 ˚C; I_{ECFB} current sink	10		50	µs
dV_{ECFB}/dt	Slew rate of ECFB, low-side MOSFET	V_{PVDD} = 13.5 V, V_{DVDD} = 5 V, Rload = 64 Ω		7		V/µs
$I_{OL\_ECFB\_LS}$	Open load detection threshold for EC during discharge	EC_OLEN = 1b, ECFB_LS_EN = 1b	10	20	30	mA
$t_{DG\_OL\_ECFB\_LS}$	Open load detection deglitch time	EC_OLEN = 1b, ECFB_LS_EN = 1b	400		600	µs
$I_{OL\_PU\_ECFB}$	ECFB Open load pull-up current source, OUT11 independent mode	OUT11_EC_MODE = 0b, ECDRV_OL_EN = 1b, EC_ON = 1b		200		µA
$V_{EC\_CTRLmax}$	Maximum EC-control voltage target for ECFB	ECFB_MAX = 1b	1.4		1.6	V
$V_{EC\_CTRLmax}$	Maximum EC-control voltage target for ECFB	ECFB_MAX = 0b	1.12		1.28	V
V_{EC_res}	Minimum resolution for adjustable voltage of ECFB	EC_ON = 1b		23.8		mV
DNL_{ECFB}	Differential Non Linearity	EC_ON = 1b	–2		2	LSB
$\lvert dV_{ECFB} \rvert$	Voltage deviation between target and ECFB	V_{target} = 1.5V, dV_{ECFB}=V_{target} - V_{ECFB}; $\lvert I_{ECDRV} \rvert$ < 1 µA	–5% (–1LSB)		+5% (+1LSB)	mV
$\lvert dV_{ECFB} \rvert$	Voltage deviation between target and ECFB	V_{target} = 23.8 mV, dV_{ECFB}=V_{target} - V_{ECFB}; $\lvert I_{ECDRV} \rvert$ < 1 µA	–5% (–1LSB)		+5% (+1LSB)	mV
V_{ECFB_HI}	Indicates voltage at ECFB is higher than target	EC_ON = 1b		V_{target} + 0.12		V
V_{ECFB_LO}	Indicates voltage at ECFB is lower than target	EC_ON = 1b		V_{target} – 0.12		V
t_{FT_ECFB}	Filter time of ECFB high/low flag	EC_ON = 1b		32		µs
t_{BLK_ECFB}	Blanking time of EC regulation flags	Any EC target voltage change	200	250	300	µs
V_{ECFB_UV}	Threshold for undervoltage on ECFB	ECFB_UV_MODE = 01b or 10b, EC_ON = 1b, ECFB_UV_TH = 0b	75	100	125	mV
		ECFB_UV_MODE = 01b or 10b, EC_ON = 1b, ECFB_UV_TH = 1b	170	200	230	mV

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{ECFB\_UV\_DG}$	Deglitch time for undervoltage flag on ECFB	ECFB_UV_MODE = 01b or 10b, ECFB_UV_DG = 00b	16	20	24	µs
		ECFB_UV_MODE = 01b or 10b, ECFB_UV_DG = 01b	40	50	60	µs
		ECFB_UV_MODE = 01b or 10b, ECFB_UV_DG = 10b	80	100	120	µs
		ECFB_UV_MODE = 01b or 10b, ECFB_UV_DG = 11b	160	200	240	µs
V_{ECFB_OV}	Threshold for overvoltage on ECFB	ECFB_OV_MODE = 01b or 10b, EC_ON = 1b		V_{PVDD} – 1V		V
$t_{ECFB\_OV\_DG}$	Deglitch time for overvoltage flag on ECFB	ECFB_OV_MODE = 01b or 10b, ECFB_OV_DG = 00b	16	20	24	µs
		ECFB_OV_MODE = 01b or 10b, ECFB_OV_DG = 01b	40	50	60	µs
		ECFB_OV_MODE = 01b or 10b, ECFB_OV_DG = 10b	80	100	120	µs
		ECFB_OV_MODE = 01b or 10b, ECFB_OV_DG = 11b	160	200	240	µs
$V_{ECDRVminHIGH}$	Output voltage range of ECDRV when EC_ON = 1	I_{ECDRV} = -10µA	4.2		6	V
$V_{ECDRVmaxLOW}$	Output voltage range of ECDRV when EC_ON = 0	I_{ECDRV} = 10µA	0		0.7	V
I_{ECDRV}	Current into ECDRV	V_{target} > V_{ECFB} + 500 mV; V_{ECDRV} = 3.5 V	–700		–80	µA
I_{ECDRV}	Current into ECDRV	V_{target} < V_{ECFB} - 500 mV; V_{ECDRV} = 1.0 V; V_{target} = 0 V; V_{ECFB} = 0.5 V	150		350	µA
R_{ECDRV_DIS}	Pull-down resistance at ECDRV in fast discharge mode	V_{ECDRV} = 0.7 V; EC enabled, then EC<5:0> = 0 or EC disabled			11	kΩ
$t_{DISCHARGE}$	Auto-discharge pulse width	ECFB_LS_PWM = 1b, ECFB_LS_EN = 1b	240	300	360	ms
$t_{ECFB\_DISC\_BLK}$	Auto-discharge blanking time	ECFB_LS_PWM = 1b, ECFB_LS_EN = 1b	2.25	3	3.75	ms
V_{DISC_TH}	PWM discharge level V_{ECDRV}	ECFB_LS_PWM = 1b, ECFB_LS_EN = 1b	350	400	450	mV
$V_{DISC\_TH\_DIFF}$	PWM discharge threshold level V_{ECDRV} - V_{ECFB}	ECFB_LS_PWM = 1b, ECFB_LS_EN = 1b	–50	0	50	mV
HALF-BRIDGE DRIVERS						
$R_{ON\_OUT1,2\_HS}$	High-side MOSFET on resistance	I_{OUT} = 1 A, T_J = 25 ˚C		750		mΩ
		I_{OUT} = 0.5 A, T_J = 150 ˚C			1425	mΩ
$R_{ON\_OUT1,2\_LS}$	Low-side MOSFET on resistance	I_{OUT} = 1 A, T_J = 25 ˚C		750		mΩ
		I_{OUT} = 0.5 A, T_J = 150 ˚C			1425	mΩ
$R_{ON\_OUT3,4\_HS}$	High-side MOSFET on resistance	I_{OUT} = 4 A, T_J = 25 ˚C		200		mΩ
		I_{OUT} = 2 A, T_J = 150 ˚C			400	mΩ
$R_{ON\_OUT3,4\_LS}$	Low-side MOSFET on resistance	I_{OUT} = 4 A, T_J = 25 ˚C		200		mΩ
		I_{OUT} = 2 A, T_J = 150 ˚C			400	mΩ
$R_{ON\_OUT5\_HS}$	High-side MOSFET on resistance	I_{OUT} = 7 A, T_J = 25 ˚C		66		mΩ
		I_{OUT} = 3.5 A, T_J = 150 ˚C			132	mΩ
$R_{ON\_OUT5\_LS}$	Low-side MOSFET on resistance	I_{OUT} = 7.5 A, T_J = 25 ˚C		66		mΩ
		I_{OUT} = 3.5 A, T_J = 150 ˚C			132	mΩ

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{ON\_OUT6\_HS}$	High-side MOSFET on resistance	I_{OUT} = 8 A, T_J = 25 ˚C		80		mΩ
$R_{ON\_OUT6\_HS}$	High-side MOSFET on resistance	I_{OUT} = 4 A, T_J = 150 ˚C			160	mΩ
$R_{ON\_OUT6\_LS}$	Low-side MOSFET on resistance	I_{OUT} = 8 A, T_J = 25 ˚C		80		mΩ
$R_{ON\_OUT6\_LS}$	Low-side MOSFET on resistance	I_{OUT} = 4 A, T_J = 150 ˚C			160	mΩ
SR_{OUT_HB}	Output voltage rise/fall time for all half-bridge OUTx, 10% - 90%	PVDD = 13.5 V; OUTx_SR = 00b		1.6		V/µs
SR_{OUT_HB}	Output voltage rise/fall time for all half-bridge OUTx, 10% - 90%	PVDD = 13.5 V; OUTx_SR = 01b		13.5		V/µs
SR_{OUT_HB}	Output voltage rise/fall time for all half-bridge OUTx, 10% - 90%	PVDD = 13.5 V; OUTx_SR = 10b		24		V/µs
$t_{PD\_OUT\_HB\_HS\_R}$	Propagation time during output voltage rise for HS	ON command or INx (SPI last transition) to OUTx 10% voltage rise (any SR setting)	1.8		8.7	µs
$t_{PD\_OUT\_HB\_HS\_F}$	Propagation time during output voltage fall for HS	ON command or INx (SPI last transition) to OUTx 10% voltage fall (any SR setting)	1.2		9.2	µs
$t_{PD\_OUT\_HB\_LS\_R}$	Propagation time during output voltage rise for LS	ON command or INx (SPI last transition) to OUTx 10% voltage rise (any SR setting)	1.5		8	µs
$t_{PD\_OUT\_HB\_LS\_F}$	Propagation time during output voltage fall for LS	ON command or INx (SPI last transition) to OUTx 10% voltage fall (any SR setting)	1.4		8	µs
$t_{DEAD\_HS\_ON}$	Dead time during output voltage rise for HS	PVDD = 13.5 V; OUTx_ITRIP_LVL = 00b, All SRs	1.3		4.7	µs
$t_{DEAD\_HS\_OFF}$	Dead time during output voltage fall for HS	PVDD = 13.5 V; OUTx_ITRIP_LVL = 00b, All SRs	1.1		4.8	µs
$t_{DEAD\_LS\_ON}$	Dead time during output voltage rise for LS	PVDD = 13.5 V; OUTx_ITRIP_LVL = 00b, All SRs	1.4		5.8	µs
$t_{DEAD\_LS\_OFF}$	Dead time during output voltage fall for LS	PVDD = 13.5 V; OUTx_ITRIP_LVL = 00b, All SRs	1.7		14	µs
HALF-BRIDGE PROTECTION CIRCUITS						
$I_{OCP\_OUT1,2}$	Over-current protection threshold		1.3		2	A
$I_{OCP\_OUT3,4}$	Over-current protection threshold		4		8	A
I_{OCP_OUT5}	Over-current protection threshold		8		16	A
I_{OCP_OUT6}	Over-current protection threshold		7		13	A
$t_{DG\_OCP\_HB}$	Overcurrent protection deglitch time in half-bridge drivers(1) (2)	OUTX_OCP_DG = 00b	4.5	6	7.3	µs
		OUTX_OCP_DG = 01b	8	10	12	µs
		OUTX_OCP_DG = 10b	16	20	24	µs
		OUTX_OCP_DG = 11b	48	60	72	µs
$I_{ITRIP\_OUT1,2}$	Current threshold to trigger ITRIP regulation for OUT1 and OUT2	OUT1_ITRIP_LVL = 1b and OUT2_ITRIP_LVL = 1b	0.75		1	A
		OUT1_ITRIP_LVL = 0b and OUT2_ITRIP_LVL = 0b	0.60		0.8	A
$I_{ITRIP\_OUT3,4}$	Current threshold to trigger ITRIP regulation for OUT3 and OUT4	OUT3_ITRIP_LVL = 10b and OUT4_ITRIP_LVL = 10b	3		4	A
		OUT3_ITRIP_LVL = 01b and OUT4_ITRIP_LVL = 01b	1.7		3.15	A
		OUT3_ITRIP_LVL = 00b and OUT4_ITRIP_LVL = 00b	1.1		1.5	A

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{ITRIP_OUT5}	Current threshold to trigger ITRIP regulation for OUT5	OUT5_ITRIP_LVL = 10b	6.6		8.7	A
		OUT5_ITRIP_LVL = 01b	5.6		7.5	A
		OUT5_ITRIP_LVL = 00b	2.5		3.1	A
I_{ITRIP_OUT6}	Current threshold to trigger ITRIP regulation for OUT6	OUT6_ITRIP_LVL = 10b	5.5		7.1	A
I_{ITRIP_OUT6}	Current threshold to trigger ITRIP regulation for OUT6	OUT6_ITRIP_LVL = 01b	4.7		6.1	A
I_{ITRIP_OUT6}	Current threshold to trigger ITRIP regulation for OUT6	OUT6_ITRIP_LVL = 00b	1.9		2.6	A
f_{ITRIP_HB}	Fixed frequency of ITRIP regulation for half-bridge drivers	OUTX_ITRIP_FREQ = 00b	18	20	22	kHz
		OUTX_ITRIP_FREQ = 01b	9	10	11	kHz
		OUTX_ITRIP_FREQ = 10b	4	5	6	kHz
		OUTX_ITRIP_FREQ = 11b	2	2.5	3	kHz
$t_{DG\_ITRIP\_HB}$	ITRIP regulation deglitch time for half-bridge drivers	OUTX_ITRIP_DG = 00b	1.5	2	2.5	µs
		OUTX_ITRIP_DG = 01b	4.5	5	5.5	µs
		OUTX_ITRIP_DG = 10b	8	10	12	µs
		OUTX_ITRIP_DG = 11b	16	20	24	µs
$I_{OLA\_OUT1,2}$	Under-current threshold for half-bridges 1 and 2		6	20	30	mA
$I_{OLA\_OUT3,4}$	Under-current threshold for half-bridges 3 and 4		15	50	90	mA
I_{OLA_OUT5}	Under-current threshold for half-bridges 5		40	150	300	mA
I_{OLA_OUT6}	Under-current threshold for half-bridges 6		30	120	240	mA
t_{OLA_HB}	Filter time of open-load signal for half-bridges	Duration of open-load condition to set the status bit		4		ms
$A_{IPROPI1,2}$	Current scaling factor for OUT1-2			500		A/A
$A_{IPROPI3,4}$	Current scaling factor for OUT3-4			2000		A/A
$A_{IPROPI5,6}$	Current scaling factor for OUT5-6			6000		A/A
$I_{ACC\_1,2}$	Current sense output accuracy for low current OUT1-2	0.1 A < $I_{OUT1,2}$ < 1 A	-7		7	%
$I_{ACC\_3,4\_LOW}$	Current sense output accuracy for low current OUT3-4	0.1 A < $I_{OUT3,4}$ < 0.8 A	-10		10	%
$I_{ACC\_3,4\_HI}$	Current sense output accuracy for high current OUT3-4	0.8 A < $I_{OUT3,4}$ < 4 A	-8		8	%
$I_{ACC\_5\_LOW}$	Current sense output accuracy for low current OUT5	0.1 A < I_{OUT5} < 0.8 A	-30		30	%
$I_{ACC\_5\_HI}$	Current sense output accuracy for high current OUT5	0.8 A < I_{OUT5} < 8 A	-7		7	%
$I_{ACC\_6\_LOW}$	Current sense output error for low current OUT6	0.1 A < I_{OUT6} < 0.8 A	-30		30	%
$I_{ACC\_6\_HI}$	Current sense output accuracy for high current OUT6	0.8 A < I_{OUT6} < 8 A	-7		7	%
R_{S_GND}	Resistance on OUTx to GND that will be detected as short during OLP	V_{DVDD} = 5 V, V_{OLP_REF} = 2.65 V, OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b			1	kΩ
R_{S_PVDD}	Resistance on OUTx to PVDD that will be detected as short during OLP	V_{DVDD} = 5 V, V_{OLP_REF} = 2.65 V, OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b			1	kΩ

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25˚C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{OPEN_HB}	Resistance on OUTx that will be detected as open	V_{DVDD} = 5 V, V_{OLP_REF} = 2.65 V, OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b	1.5			kΩ
V_{OLP_REFH}	OLP comparator Reference High	OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b		2.65		V
V_{OLP_REFL}	OLP comparator Reference Low	OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b		2		V
R_{OLP_PU}	Internal pull-up resistance on OUTx to VDD during OLP	OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b		1		kΩ
R_{OLP_PD}	Internal pull-down resistance on OUTx to VDD during OLP	OUTX_CNFG = 0b, HB_OLP_CNFG > 0b and HB_OLP_SEL > 0b		1		kΩ
HIGH-SIDE DRIVERS						
R_{DSON} OUT7 (low RDSON mode)	High-side MOSFET on resistance in low resistance mode	T_J = 25 ˚C; I_{OUT7} = ±0.5 A		400		mΩ
		T_J = 150 ˚C; I_{OUT7} = ±0.25 A			800	mΩ
R_{DSON} OUT7 (high RDSON mode)	High-side MOSFET on resistance in high resistance mode	T_J = 25 ˚C; I_{OUT7} = ±0.5 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT7} = ±0.25 A			2800	mΩ
R_{DSON} OUT8	High-side MOSFET on resistance	T_J = 25 ˚C; I_{OUT8} = ±0.25 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT8} = ±0.125 A			2800	mΩ
R_{DSON} OUT9	High-side MOSFET on resistance	T_J = 25 ˚C; I_{OUT9} = ±0.25 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT9} = ±0.125 A			2800	mΩ
R_{DSON} OUT10	High-side MOSFET on resistance	T_J = 25 ˚C; I_{OUT10} = ±0.25 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT10} = ±0.125 A			2800	mΩ
R_{DSON} OUT11	High-side MOSFET on resistance	T_J = 25 ˚C; I_{OUT11} = ±0.25 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT11} = ±0.125 A			2800	mΩ
R_{DSON} OUT12	High-side MOSFET on resistance	T_J = 25 ˚C; I_{OUT12} = ±0.25 A		1500		mΩ
		T_J = 150 ˚C; I_{OUT12} = ±0.125 A			2800	mΩ
$SR_{HS\_OUT7\_HI}$	Slew rate for OUT7 High R_{DSON} mode	OUT7_RDSON_MODE = 0b, 10 to 90%		0.35		V/µs
$SR_{HS\_OUT7\_LO}$	Slew rate for OUT7 Low R_{DSON} mode	OUT7_RDSON_MODE = 1b, 10 to 90%		0.29		V/µs
SR_{HS}	Slew rate for OUT8 – OUT12	10 to 90%		1.54		V/µs
$t_{PD\_OUT7\_HI}$	Propagation delay time driver for OUT7 High R_{DSON} mode	High-side ON command (SPI last transition) to OUT7 transition from Hi-Z state		16		µs
$t_{PD\_OUT7\_LO}$	Propagation delay time driver for OUT7 Low R_{DSON} mode	High-side ON command (SPI last transition) to OUT7 transition from Hi-Z state		19		µs
t_{PD_HS}	Propagation delay time driver for high-side drivers OUT8 – OUT12	High-side OFF command (SPI last transition) to OUTx transition from ON state		2		µs
$f_{PWMx(00)}$	PWM switching frequency	PWM_OUTX_FREQ = 00b	78	108	138	Hz
$f_{PWMx(01)}$	PWM switching frequency	PWM_OUTX_FREQ = 01b	157	217	277	Hz
$f_{PWMx(10)}$	PWM switching frequency	PWM_OUTX_FREQ = 10b	229	289	359	Hz
I_{LEAK_H}	Switched-off output current high-side drivers of OUT7-12	V_{OUT} = 0 V; standby mode	–10			µA

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH-SIDE DRIVER PROTECTION CIRCUITS						
I_{OC7}	Over current threshold in high RDSON mode	OUT7_RDSON_MODE = 0b	500		1000	mA
	Over current threshold in low RDSON mode	OUT7_RDSON_MODE = 1b	1500		3000	mA
I_{OC8}, I_{OC9}, I_{OC10}, I_{OC11},I_{OC12}	Over current threshold OUT8 - OUT12	OUTX_OC_TH = 0b	250		500	mA
I_{OC8}, I_{OC9}, I_{OC10}, I_{OC11},I_{OC12}	Over current threshold OUT8 - OUT12	OUTX_OC_TH = 1b	500		1000	mA
I_{CCM_OUT7}	Constant current level for high-side driver OUT7 High R_{DSON}	OUT7_RDSON_MODE = 0b, OUT7_CCM_EN = 1b, OUT7_CCM_TO = 0b	100		175	mA
I_{CCM_OUT7}	Constant current level for high-side driver OUT7 High R_{DSON}	OUT7_RDSON_MODE = 0b, OUT7_CCM_EN = 1b, OUT7_CCM_TO = 1b	200		350	mA
I_{CCM}	Constant current level for high-side drivers	OUTX_CCM_EN = 1b, OUTX_CCM_TO = 0b	100		175	mA
		OUTX_CCM_EN = 1b, OUTX_CCM_TO = 1b	200		350	mA
t_{CCMto}	Constant current mode time expiration	OUTX_CCM_EN = 1b, OUTX_CCM_TO = 0b	16	20	24	ms
		OUTX_CCM_EN = 1b, OUTX_CCM_TO = 1b	8	10	12	ms
$t_{OCP\_HS\_DG}$	Overcurrent protection deglitch time in high side drivers(1) (2)	OUTX_OCP_DG = 00b	4.5	6	7.3	µs
		OUTX_OCP_DG = 01b	8	10	12	µs
		OUTX_OCP_DG = 10b	16	20	24	µs
		OUTX_OCP_DG = 11b	48	60	72	µs
$t_{ITRIP\_HS\_BLK}$	Blanking time of OUT7 ITRIP	OUT_ITRIP_BLK = 01b		0		µs
		OUT_ITRIP_BLK = 10b	16	20	24	µs
		OUT_ITRIP_BLK = 11b	32	40	48	µs
$t_{ITRIP\_HS\_DG}$	ITRIP filter time for high-side driver OUT7	OUT7_ITRIP_DG = 00b	39	48	59	µs
		OUT7_ITRIP_DG = 01b	32	40	48	µs
		OUT7_ITRIP_DG = 10b	26	32	38	µs
		OUT7_ITRIP_DG = 11b	19	24	29	µs
f_{ITRIP_HS}	ITRIP frequency for high-side driver OUT7	OUT7_ITRIP_FREQ = 00b		1.7		kHz
		OUT7_ITRIP_FREQ = 01b		2.2		kHz
		OUT7_ITRIP_FREQ = 10b		3		kHz
		OUT7_ITRIP_FREQ = 11b		4.4		kHz
I_{OLD7}	Open-load threshold for OUT7	OUT7_RDSON_MODE = 1b	15		30	mA
	Open-load threshold for OUT7	OUT7_RDSON_MODE = 0b	5		10	mA
I_{OLD8}, I_{OLD9}, I_{OLD10}, I_{OLD11}, I_{OLD12}	Open-load threshold for OUT8 - OUT12	OUTX_OLA_TH = 0b	1.5		3	mA
		OUTX_OLA_TH = 1b	4		12	mA
t_{OLD_HS}	Filter time of open-load signal for high-side drivers	Duration of open-load condition to set the status bit		200	250	µs
$A_{IPROPI7\_LO}$	Current scaling factor for OUT7 in low on-resistance mode	OUT7_RDSON_MODE = 1b		1500		A/A

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$A_{IPROPI7\_HI}$	Current scaling factor for OUT7 in high on-resistance mode	OUT7_RDSON_MODE = 0b		750		A/A
$A_{IPROPI8}$, $A_{IPROPI9}$, $A_{IPROPI10}$, $A_{IPROPI11}$, $A_{IPROPI12}$,	Current scaling factor for OUT8-12			750		A/A
$I_{ACC\_7\_HI\_RDSON}$	Current sense output accuracy for OUT7 in high RDSON mode	0.1 A < I_{OUT7} < 0.5 A	-18		18	%
$I_{ACC\_7\_LOW\_RDSON}$	Current sense output accuracy for OUT7 in low RDSON mode	0.5 A < I_{OUT7} < 1.5 A	-14		14	%
$I_{ACC\_8-12\_LO}$	Current sense output accuracy for low current OUT8-12	0.05 A < $I_{OUT8-12}$ < 0.1 A	-28		28	%
$I_{ACC\_8-12\_HI}$	Current sense output accuracy for high current OUT8-12	0.1 A < $I_{OUT8-12}$ < 0.5 A	-18		18	%
t_{IPROPI_BLK}	IPROPI blanking time			32		µs
PROTECTION CIRCUITS						
V_{PVDD_UV}	PVDD undervoltage threshold	V_{PVDD} rising	4.425	4.725	5	V
		V_{PVDD} falling	4.225	4.525	4.8	V
$V_{PVDD\_UV\_HYS}$	PVDD undervoltage hysteresis	Rising to falling threshold		200		mV
$t_{PVDD\_UV\_DG}$	PVDD undervoltage deglitch time		8	10	12.75	µs
V_{PVDD_OV}	PVDD overvoltage threshold	V_{PVDD} rising, PVDD_OV_LVL = 0b	21	22	23	V
		V_{PVDD} falling, PVDD_OV_LVL = 0b	20	21	22	V
		V_{PVDD} rising, PVDD_OV_LVL = 1b	27	28	29	V
		V_{PVDD} falling, PVDD_OV_LVL = 1b	26	27	28	V
$V_{PVDD\_OV\_HYS}$	PVDD overvoltage hysteresis	Rising to falling threshold		1		V
$t_{PVDD\_OV\_DG}$	PVDD overvoltage deglitch time	PVDD_OV_DG = 00b	0.75	1	1.5	µs
		PVDD_OV_DG = 01b	1.5	2	2.5	µs
		PVDD_OV_DG = 10b	3.25	4	4.75	µs
		PVDD_OV_DG = 11b	7	8	9	µs
V_{DVDD_POR}	DVDD supply POR threshold	DVDD falling	2.5	2.7	2.9	V
		DVDD rising	2.6	2.8	3	V
$V_{DVDD\_POR\_HYS}$	DVDD POR hysteresis	Rising to falling threshold		100		mV
$t_{DVDD\_POR\_DG}$	DVDD POR deglitch time		5	12	25	µs
t_{WD}	Watchdog timer period	WD_WIN = 0b	36	40	44	ms
		WD_WIN = 1b	90	100	110	ms
$A_{IPROPI\_PVDD\_VOUT}$	IPROPI PVDD Voltage Sense Output Scaling Factor		30	32	34	V/V
$V_{IPROPI\_TEMP\_VOUT}$	IPROPI Temperature Sense Output		–17		+17	°C
T_{OTW1}	Low Thermal warning temperature	T_J rising	100	115	130	°C
T_{OTW2}	High Thermal warning temperature	T_J rising	125	140	155	°C
T_{HYS}	Thermal warning hysteresis			20		°C
T_{OTSD}	Thermal shutdown temperature	T_J rising	155	170	185	°C
T_{HYS}	Thermal shutdown hysteresis			20		°C

ADVANCE INFORMATION

5 V ≤ V_{PVDD} ≤ 35 V, -40°C ≤ T_J ≤ 150°C (unless otherwise noted). Typical limits apply for V_{PVDD} = 13.5 V and T_J = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{OTSD_DG}	Thermal shutdown deglitch time			10		µs

(1) For 20 V < V_{PVDD} < 28 V, the OCP deglicth time must be limited to up to 20 µs (OUTX_HB_OCP_DEG or OUTX_HS_OCP_DEG = 10b).
(2) For V_{PVDD} > 28 V, the OCP deglicth time must be limited to 6 µs (Lowest Deglitch Value, (OUTX_HB_OCP_DEG or OUTX_HS_OCP_DEG = 00b).

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
t_{READY_SPI}	SPI ready after power up			1	ms
t_{SCLK}	SCLK minimum period	100			ns
t_{SCLKH}	SCLK minimum high time	50			ns
t_{SCLKL}	SCLK minimum low time	50			ns
t_{HI_nSCS}	nSCS minimum high time	125			ns
t_{SU_nSCS}	nSCS input setup time	25			ns
t_{H_nSCS}	nSCS input hold time	25			ns
t_{SU_SDI}	SDI input data setup time	25			ns
t_{H_SDI}	SDI input data hold time	25			ns
t_{EN}	SDO enable delay time			50	ns
t_{DIS}	SDO disable delay time			50	ns

ADVANCE INFORMATION

7 Detailed Description

7.1 Overview

The DRV8000-Q1 device integrates multiple types of drivers intended for multiple functions: driving and diagnosing motor (inductive), resistive and capacitive loads. The devices features two half-bridge gate drivers, 6 integrated half-bridges, 6 integrated high-side drivers, one high-side external MOSFET gate driver for heater, one high-side gate driver for electrochromic charge and one integrated low-side driver for electrochromic load discharge. Each driver features current sensing, protection and diagnostics along with system protection and diagnostics, which increases system integration and reduces total system size and cost.

The device half-bridge external MOSFET gate driver architecture automatically manages dead time to prevent shoot-through, controls slew rate to decrease electromagnetic interference (EMI), and configurable propagation delay for optimized performance. These gate drivers support input modes for independent half-bridge or H-bridge control. Two PWM inputs can be configured as polarity and drive control. The external MOSFET gate driver protection circuits include charge pump monitoring, short circuit protection (V_{DS} fault monitoring) and open load detection (V_{GS} fault monitoring).

The half-bridge drivers can be controlled through SPI register or PWM pins PWM1 and IPROPI/PWM2. The half-bridges have configurable current chopping scheme called ITRIP. Protection cricuits include short circuit protection, active and passive open load detection.

The high-side drivers can be controlled through SPI register, external PWM pin (PWM1), or with a dedicated PWM generator which enables load regulation during operation. High-side drivers also have optional constant current mode regulation for LED module loads. One high-side driver is configurable to drive either a lamp or LED load. Protection circuits include short circuit protection and open load detection.

The device also has an external MOSFET drivers for resistive heating element. The heater MOSFET driver can be controlled with SPI register or with PWM pin (PWM1) and feature both short circuit and open load detetction.

There is also an electrochromic (EC) mirror driver. The EC driver is controlled only through SPI register. For EC drive, the driver control loop regulates the EC voltage to a 6-bit target voltage. To discharge the EC element or change target voltage, there is an integrated low-side MOSFET to discharge the EC element in either two discharge modes, a PWM discharge and fast discharge options. The EC driver protection includes LS overcurrent and open load detection.

IPROPI (IPROPI/PWM2) pin is a multi-purpose output pin or input PWM pin (PWM) that can provide proportional current sense from any integrated driver with current sense. IPROPI can be also configured to output a scaled down PVDD input voltage, internal temperature cluster output voltage, or can be configured as a second PWM input option for half-bridges.

ADVANCE INFORMATION

7.2 Functional Block Diagram



Figure 7-1. Block Diagram for DRV8000-Q1

7.3 External Components

Table 7-1 lists the recommended external components for the device.

Table 7-1. Recommended External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C_{PVDD1}	PVDD	GND	0.1µF, low ESR ceramic capacitor, PVDD-rated.
C_{PVDD2}	PVDD	GND	Local bulk capacitance greater than or equal to 10µF, PVDD-rated.
C_{DVDD}	DVDD	GND	1µF, 6.3V, low ESR ceramic capacitor
C_{VCP}	VCP	PVDD	1µF 16V, low ESR ceramic capacitor
C_{FLY1}	CP1H	CP1L	0.1µF, PVDD-rated, low ESR ceramic capacitor
C_{FLY2}	CP2H	CP2L	0.1µF, PVDD + 16V, low ESR ceramic capacitor
R_{IPROPI}	IPROPI	GND	Typically 1000 - 1800Ω 0.063W resistor to GND, depending on the controller supply voltage rail.
C_{IPROPI}	IPROPI		4.7nF, 6.3V, low ESR ceramic capacitor.
R_{ECDRV}	ECDRV	GND	Typically 220Ω series resistance between ECDRV pin and gate of external MOSFET to stabilize control loop
C_{ECDRV}	ECDRV	GND	4.7nF, low ESR ceramic capacitor **Note** Voltage rating for this capacitor is based on short to battery assumptions for ECFB.
C_{ECFB}	ECFB	GND	220nF, low ESR ceramic capacitor **Note** Voltage rating for this capacitor is based on short to battery assumptions for ECFB.

7.4 Feature Description

The table below provides links to all feature descriptions of key blocks of the device.

Table 7-2. Table of Device Features by Section

Device Block
Heater MOSFET Driver
Electro-chromic Glass Driver
High-side Drivers
Half-bridge Drivers
Gate Drivers
IPROPI
Protection Circuits
Thermal Clusters
Fault Table

ADVANCE INFORMATION

7.4.1 Heater MOSFET Driver

Table 7-3. Heater Driver Section Table of Contents

Heater Section	Link to Section
Back to Top of Feature Section	Section 7.4
Heater Driver Control	Section 7.4.1.1
Heater Driver Protection	Section 7.4.1.2

This is an external high-side MOSFET gate driver that can be used for driving resistive heating elements. The driver is controlled through SPI or PWM, and has programmable active short detection and off-state open-load detection.

7.4.1.1 Heater MOSFET Driver Control

The heater MOSFET driver control mode is configured with HEAT_OUT_CNFG bits in register HS_HEAT_OUT_CNFG. The heater configuration bits enable or disable control of the heater output, and configures the control source. For the heater driver, the control sources are SPI register control and PWM pin control.

When in SPI register control mode (HEAT_OUT_CNFG = 01b), the heater MOSFET gate drive is enabled and disabled by setting bit HEAT_EN in the register HS_EC_HEAT_CTRL.

When in PWM control mode (HEAT_OUT_CNFG = 10b), the gate driver is controlled with an external PWM signal on pin PWM1. If the heater driver is in PWM control mode, then HEAT_EN is ignored.

The table below summarizes the heater driver configuration and control options:

Table 7-4. Heater Configuration

HEAT_OUT_CNFG bits	Configuration	Description
00b	OFF	Heater control disabled
01b	SPI register control	Heater SPI control enabled
10b	PWM1 control	Heater control by PWM pin 1
11b	OFF	Heater control disabled

Below is the block diagram for the heater driver block:



Figure 7-2. Heater MOSFET Driver Block Diagram

ADVANCE INFORMATION

The timing waveform below shows the expected timing for the heater driver:



Figure 7-3. Heater Timing Diagram

7.4.1.2 Heater MOSFET Driver Protection

The heater driver has an active short circuit detection and an off-state open-load detection.

7.4.1.2.1 Heater SH_HS Internal Diode

Only a limited amount of energy (<1mJ) can be dissipated by the internal ESD diodes on SH_HS pin. It is recommended to add an external diode from ground to SH_HS pin in case of a load short condition. During a heater load short condition, the current will be limited only by the saturation current of the external heater MOSFET. If the heater output is configured to shut off due to short circuit detection, this same current will dissipate through the internal ESD diode from ground to SH_HS, which is larger than the what the internal ESD diode can dissipate.

7.4.1.2.2 Heater MOSFET V_{DS} Overcurrent Protection (HEAT_VDS)

If the voltage across the heater driver V_{DS} overcurrent comparator exceeds the $V_{DS\_LVL\_HEAT}$ for longer than the $t_{DS\_HEAT\_DG}$ time, a heater overcurrent condition is detected. The voltage threshold and deglitch time can be adjusted through the EC_CNFG and HEAT_CNFG register settings.

Table 7-5. Heater VDS Levels

HEAT_VDS_LVL	VDS Voltage Level
0000b	0.06V
0001b	0.08V
0010b	0.10V
0011b	0.12V
0100b	0.14V
0101b	0.16V
0110b	0.18V
0111b	0.2V
1000b	0.24V
1001b	0.28V
1010b	0.32V
1011b	0.36V
1100b	0.4V

ADVANCE INFORMATION

Table 7-5. Heater VDS Levels (continued)

HEAT_VDS_LVL	VDS Voltage Level
1101b	0.44V
1110b	0.56V
1111b	1V

Table 7-6. Heater VDS Deglitch Times

HEAT_VDS_DG	Time
00b	1µs
01b	2µs
10b	4µs
11b	8µs

There is also a heater MOSFET V_{DS} monitor blanking period that is configured in bit HEAT_VDS_BLK in register HEAT_CNFG. There are four blanking time options:

Table 7-7. Heater VDS Blanking Times

HEAT_VDS_BLK	Time
00b	4µs
01b	8µs
10b	16µs
11b	32µs

The heater overcurrent monitor can respond and recover in four different modes set through the HEAT_VDS_MODE register setting.

- **Latched Fault Mode:** After detecting the overcurrent event, the gate driver pull-down is enabled and HEAT_VDS is asserted. After the overcurrent event is removed, the fault state remains latched until CLR_FLT is issued.
- **Cycle by Cycle Mode:** After detecting the overcurrent event, the gate driver pull down is enabled and HEAT_VDS, EC_HEAT and FAULT bits are asserted. EC_HEAT and FAULT status bit in register IC_STAT1 will remain asserted until driver control input change (SPI or PWM). **In order to clear HEAT_VDS bit, a CLR_FLT command must be sent after an input change.** If CLR_FLT is issued before an input change, all thre status bits remain asserted and driver pull-down will stay enabled.
- **Warning Report Only Mode:** The heater overcurrent event is reported in the WARN and HEAT_VDS bits. The device will not take any action. The warning remains latched until CLR_FLT is issued.
- **Disabled Mode:** The heater V_{DS} overcurrent monitors are disabled and will not respond or report.

7.4.1.2.3 Heater MOSFET Open Load Detection

Off-state open-load monitoring is done by comparing the voltage difference SH_HS node when pulled-up by current source against open-load threshold voltage V_{OL_HEAT}. If SH_HS voltage exceeds the open-load threshold V_{OL_HEAT} for longer than filter time t_{OL_HEAT}, the open-load bit HEAT_OL is set. Open-load monitor is controlled by bit HEAT_OLP_EN.

Note

The heater open load diagnostics will only work when the heater configuration is disabled, where bits HEAT_OUT_CNFG must be 00b.

ADVANCE INFORMATION

7.4.2 High-side Drivers

Table 7-8. High-side Driver Section Table of Contents

Half-bridge Section	Link to Section
Back to Top of Feature Section	Section 7.4
High-side Driver Control	Section 7.4.2.1
High-side Driver (OUT7) Regulation	Section 7.4.2.1.3
High-side Driver Protection	Section 7.4.2.2

The device integrates 6 high-side drivers, OUT7 - OUT12, that can be programmed to drive several load types. Each high-side driver has selectable high or low current protection and open-load current thresholds. OUT7 can be configured to drive lamps, bulbs, or LEDs. All high-side drivers also have a fixed-time constant current mode intended for driving high capacitance LED modules.

Every high-side driver has open-load detection and short circuit protection (OCP). OUT7 has an optional ITRIP regulation for lamp or bulb loads. If the electro-chromic driver is used, OUT11 is used to provide protected battery voltage for the EC element.

Below is a block diagram of the high-side drivers:



Figure 7-4. High-side Driver Block Diagram

The table below summarizes all the device high-side drivers with their corresponding featuresets:

Table 7-9. High-side Drivers and Features

High-side Driver	RDSON (Ω)	OL Detect	OCP Latch	ITRIP	CCM	Used for EC Supply
OUT7	0.4/1.5	Yes	Yes	Yes	Yes	No
OUT8	1.5	Yes	Yes	No	Yes	No
OUT9	1.5	Yes	Yes	No	Yes	No
OUT10	1.5	Yes	Yes	No	Yes	No
OUT11	1.5	Yes	Yes	No	Yes	Yes
OUT12	1.5	Yes	Yes	No	Yes	No

7.4.2.1 High-side Driver Control

The high-side drivers can be configured for control by SPI register, an internally generated PWM signal from 10-bit PWM generator or an external PWM signal from PWM1 pin. This configuration is done by setting OUTx_CNFG (OUT7-OUT12) bits in register HS_HEAT_OUT_CNFG.

ADVANCE INFORMATION

In SPI register control mode, (OUTx_CNFG = 01b), the high-side output will follow OUTx_EN bit (ON/OFF).

The table below summarizes the high-side driver configuration options:

Table 7-10. High-side Driver Configuration

OUTx_CNFG bits	Configuration	Description
00	OFF	High-side driver control disabled
01	SPI register control	High-side driver SPI control enabled
10	PWM1 pin control	High-side driver control by PWM pin 1
11	PWM Generator	High-side driver control with dedicated internal PWM generator

7.4.2.1.1 High-side Driver PWM Generator

Each high-side driver has a dedicated PWM generator with 10-bit duty cycle resolution. The frequency and duty of each PWM generator can be controlled independently.

When configuring the high-side driver for operation with internal PWM generator, the frequency must be selected before configuring the high-side driver with internal PWM generator.

Required Register Configuration Sequence:

1. Configure the high-side driver PWM frequency mode in register HS_PWM_FREQ_CNFG
2. Set the duty cycle in register OUTx_PWM_DC
3. Configure the driver mode of operation in register HS_HEAT_OUT_CNFG

The frequency of the PWM generator is controlled by bits PWM_OUTX_FREQ from register HS_PWM_FREQ_CNFG as shown in the table below:

Table 7-11. PWM Frequency

PWM_OUTX_FREQ	PWM Frequency (Hz)
00b	108
01b	217
10b	289
11b	Reserved

7.4.2.1.2 Constant Current Mode

All high-side drivers have a timed constant current mode feature, which can be used to provide a constant current for a short duration to the desired output. This mode is enabled with bit OUTx_CCM_EN in register HS_REG_CNFG2. When enabled, the current from the high-side driver is limited to the configured limit for a short duration (10 or 20 ms).

There are two timing and current limit options for constant current mode. This is configured with bit OUTX_CCM_TO in register HS_REG_CNFG2, summarized in the table below:

Table 7-12. Constant Current Mode Options

OUTX_CCM_TO	Current Limit (I_{CCM})	Timeout (t_{CCMto}
0b	200 mA	20 ms
1b	390 mA	10 ms

This constant current mode feature is enabled only if the OUTx_CCM_EN bit is set prior to enabling the high-side driver. CCM automatically expires after expiration time $t_{CCMtimeout}$. After timeout, the driver remains enabled and configured based on OUTx_CNFG bits in register HS_EC_HEAT_CTRL.

Required Register Configuration Sequence:

1. Configure the high-side driver CCM mode in register HS_REG_CNFG2
2. Configure the high-side driver operation in register HS_HEAT_OUT_CNFG

If constant current mode is configured after configuring the high-side driver, the CCM mode will not regulate.

For OUTx_CCM_EN bit:

- If OUTx_CCM_EN is cleared by the controller before constant current mode timeout, the driver follows the command and is switched to the mode corresponding to OUTx_CNFG bits
- If OUTx_CCM_EN is set after the driver has already been enabled, the OUTx_CCM_EN bit is ignored; in this case OUTx_CCM_EN remains off

The short circuit and over current detection are active/enabled when the driver is ON, PWM driven, but NOT in constant current mode. Open load detection is always active.

7.4.2.1.3 OUT7 HS ITRIP Behavior

For OUT7 in low-RDSON mode, there is a fixed frequency current regulation feature called HS ITRIP that can be used to restart the driver if over current occurs. This ITRIP feature (separate from ITRIP for half-bridges) is available for OUT7 (and EC driver) of the high-side drivers, and intended for loads which have inrush currents that are higher than the over current protection threshold of a driver, such as a lamp or bulb.

It is important to note that in order for HS ITRIP to work, OUT7 OCP must be disabled.

If bit OUT7_ITRIP_CNFG bits are non-zero, and the load current on OUT7 exceeds I_{OC7} threshold, ITRIP regulation takes place. The status bit is OUT7_ITRIP_STAT in register EC_HEAT_ITRIP_STAT is asserted depending on OUT7_ITRIP_CNFG configuration.

There is also an optional OUT7 ITRIP timeout feature. Depending on OUT7_ITRIP_CNFG settings, OUT7 or ITRIP regulation can be disabled after timeout is exceeded. For OUT7_ITRIP_CNFG = 01b, OUT7 is disabled if ITRIP regulation time t_{OUT7_ITRIP} occurs for longer than the configured timeout $t_{OUT7\_ITRIP\_TO}$. For OUT7_ITRIP_CNFG = 11b, ITRIP Regulation is disabled if ITRIP regulation time t_{OUT7_ITRIP} occurs for longer than the configured timeout $t_{OUT7\_ITRIP\_TO}$. In both cases, the status bit OUT7_ITRIP_TO is latched. Bits OUT7_ITRIP_CNFG is located in register HS_REG_CNFG1. If it is desirable to have OUT7 ITRIP regulation occur indefinitely, set OUT7_ITRIP_CNFG = 10b.

The table below summarizes the regulation, status and fault behavior of OUT7 ITRIP.

Table 7-13. OUT7 ITRIP Configuration and Status Summary

OUT7_ITRIP_CNFG[1]	OUT7_ITRIP_CNFG[0]	Mode Description	OUT7_ITRIP_STAT	ITRIP Stat Fault Clear	OUT7_ITRIP_TO	ITRIP Timeout Fault Clear
0b	0b	No ITRIP regulation	Latches when OUT7 overcurrent threshold exceeded	CLR_FLT command	Timeout disabled	n/a
0b	1b	ITRIP regulation	Latches after timeout	CLR_FLT command. Auto-clears if previously latched.	Latched after timeout limit reached.	CLR_FLT restarts the driver if disabled.
1b	0b	Safe Retry with ITRIP regulation	Latches when OUT7 overcurrent threshold exceeded	CLR_FLT restarts the driver with regulation.	Timeout disabled	n/a
1b	1b	ITRIP regulation with timeout and regulation disable	Latches after timeout limit reached. After fault clear, re-latches if OUT7 overcurrent threshold still exceeded	CLR_FLT command. Auto-clear at start.	Latched after timeout limit reached.	CLR_FLT restarts the regulation if disabled.

The table below summarizes time limit options:

ADVANCE INFORMATION

Table 7-14. OUT7 ITRIP Timeout Options

ITRIP_TO_SEL	Timeout Time
00b	100 ms
01b	200 ms
10b	250 ms
11b	290 ms

HS ITRIP mode is disabled as the default setting for OUT7. To set OUT7 in HS ITRIP mode:

1. Configure OUT7 for low-RDSON mode by setting bit OUT7_RDSON_MODE = 1 in register HS_OC_CNFG.
2. Enable and configure OUT7 ITRIP by setting bits OUT7_ITRIP_CNFG = 1Xb in register HS_REG_CNFG1 per the OUT7 ITRIP configuration summary table.
3. If timeout is used, configure timeout limit with ITRIP_TO_SEL bits in HS_REG_CNFG1.
4. Set ITRIP timing parameters. ITRIP frequency, blanking and deglitch configured with bits OUT7_ITRIP_FREQ, OUT7_ITRIP_BLK and OUT7_ITRIP_DG in register HS_REG_CNFG1.
5. Disable OCP for OUT7 with bit OUT7_OCP_DIS in register HS_REG_CNFG1.

Table 7-15. OUT7 ITRIP Frequency Option Summary

Frequency (f_{ITRIP_HS})	OUT7_ITRIP_FREQ
1.7 kHz	00b
2.2 kHz	01b
3 kHz	10b
4.4 kHz	11b

Table 7-16. OUT7 ITRIP Blanking Option Summary

Blanking Time ($t_{ITRIP\_HS\_BLK}$)	OUT7_ITRIP_BLK
RSVD	00b
0 µs	01b
20 µs	10b
40 µs	11b

Table 7-17. OUT7 ITRIP Deglitch Option Summary

Deglitch Time ($t_{ITRIP\_HS\_DG}$)	OUT7_ITRIP_DG
48 µs	00b
40 µs	01b
32 µs	10b
24 µs	11b

The ITRIP deglitch timer starts when the OUT7 ITRIP blank time expires. The minimum OUT7 ITRIP ON time is the sum of blanking and deglitch times, and total period is determined by the OUT7 ITRIP frequency. The diagram below shows the ITRIP behavior for OUT7.

ADVANCE INFORMATION



Figure 7-5. OUT7 ITRIP Behavior with Incandescent Bulb

The recovery activation sequence for OUT7 in HS ITRIP mode has three configurable timing parameters:

- $t_{OUT7\_ITRIP\_FREQ}$ ($1/T_{OUT7\_ITRIP\_FREQ}$)
- $t_{OUT7\_ITRIP\_BLK}$
- $t_{OUT7\_ITRIP\_DG}$

The blanking time $t_{OUT7\_ITRIP\_BLK}$ is default 40 µs (typ), after which the over current condition can be detected. $t_{OUT7\_ITRIP\_DG}$ is the time OUT7 remains on after over current protection threshold is exceeded. $T_{OUT7\_ITRIP\_FREQ}$ is the time period of the ITRIP loop, inverse of $t_{OUT7\_ITRIP\_FREQ}$. These settings are configurable in register HS_REG_CNFG1.

7.4.2.1.4 High-side Drivers - Parallel Outputs

The high-side drivers OUT8 through OUT12 can be connected in parallel combinations to support even higher current loads. For example, OUT8 and OUT9 can be connected in parallel as a 750-mΩ driver effectively, or OUT9, OUT10, and OUT12 can be connected in parallel as a 375-mΩ driver effectively.

However, there are limitations with this mode of operation:

- Internal PWM control will not work for parallel high-side drivers and should not be configured for this mode of operation.
- Constant current mode will not be possible and should be disabled.
- Protection circuitry will function, but trip at different thresholds.

If operating in parallel, the high-side drivers should be configured for ON/OFF SPI register control or external PWM signal control through pin.

7.4.2.2 High-side Driver Protection Circuits

7.4.2.2.1 High-side Drivers Internal Diode

Each high-side driver has an internal diode from ground to the high-side OUTx node for ESD protection. If either of the following occurs, this diode may be subjected to high energy dissipation:

- Both a loss of ground connection and short to ground on a high-side output.
- There is an inductive load on the high-side output.

ADVANCE INFORMATION

Only a limited amount of energy (<1 mJ) can be dissipated by the internal ESD diodes during freewheeling. For inductive loads greater than 100 µH, it is required to connect an external freewheeling diode between GND and the corresponding output.

7.4.2.2.2 High-side Driver Over Current Protection

High-side drivers OUT7 through OUT12 over current fault detection leads to shutting off of faulty output (latch).

The over current threshold I_{OCx} for high-side drivers is configurable between high and low-current thresholds with bit OUTX_OC_TH in register HS_OC_CNFG. The two options are 250 mA for low-current mode and 500 mA high-current mode. There is also a configurable deglitch time $t_{OCP\_HS\_DG}$ similar to the half-bridge drivers, which can be configured with bits OUTX_OCP_DG in register HS_OCP_DG.

For OUT7, the current protection threshold bit is set with OUT7_RDSON_MODE bit in register HS_OC_CNFG. The two options for OUT7 R_{DSON} modes set the thresholds at 500 mA and 1.5 A (0b for high RDSON mode and 1b for low RDSON mode respectively). 1.5 A threshold is intended as an application limit when a lamp or bulb load is driven with OUT7, and the 500 mA is intended for LED loads.

However, to drive a load like lamp of bulb in application with OUT7, the over current limit must be disabled with OUT7_OCP_DIS bit in register HS_REG_CNFG1.

If the load current on any active output exceeds this configured current threshold for longer than $t_{OCP\_HS\_DG}$, the over current OUTx_OCP and HS fault status bits are latched, and the corresponding output is shutoff. The bit remains set until the CLR_FLT bit has been set. The diagram below shows the over current behavior for high-side drivers:



Figure 7-6. High-side Drivers Over Current Protection

7.4.2.2.3 High-side Driver Open Load Detection

The high-side drivers have open-load detection. Similar to the half-bridge drivers OLA detection scheme of the DRV800x-Q1, the high-side drivers open-load detection scheme sequences through each driver checking if the load current is below the open-load current threshold. The open-load current threshold I_{OLDx} is configurable between high- and low-current thresholds with bit OUTX_OLA_TH in register HS_OL_CNFG.

Open-load detection must be enabled with bit OUTX_OLA_EN in register HS_OL_CNFG.

If the load current I_{OUTX} is below the open-load threshold (I_{OLD_HS}) for t > $t_{OL\_HS\_OUT}$, then the corresponding high-side open load status bit OUTx_OLA is set in the status register. The driver detected with open-load is not switched off.



Figure 7-7. Open-Load Detection for High-side Drivers

The open-load detection test time for each high-side driver is 200µs. The timer does not start until the output is enabled. Once all enabled drivers have been cycled through, the detection circuit stops. The high-side driver OLA circuit requires a CLR_FLT to restart the open-load detection cycle.

The high-side driver must be ON for minimum 200µs for the OLA detection to complete. Otherwise, the device waits until the next PWM cycle. The OFF counter for the OLA detection starts when the high-side driver turns OFF and ends OLA detection if the driver is detected OFF for more than 10ms.

ADVANCE INFORMATION

7.4.3 Electro-chromic Glass Driver

Table 7-18. EC Driver Section Table of Contents

EC Driver Section	Link to Section
Back to Top of Feature Section	Section 7.4
EC Driver Control	Section 7.4.3.1
EC Driver Protection	Section 7.4.3.2

The device features an integrated electro-chromic driver block that can be used to charge or discharge an electro-chromic element of a mirror. The electro-chromic driver block charges an external MOSFET to control the charging and discharge voltage of the electrochromic element. The driver configuration operates with either high-side driver OUT11 as protected supply to the electro-chromic element or without OUT11 (independent OUT11 control).

7.4.3.1 Electro-chromic Driver Control

Below is the block diagram for the electrochromic driver:



Figure 7-8. Electro-chromic Driver Block Diagram - Default Configuration

Depending on the system implementation, the device electrochrome driver supports configuration where the drain of electrochrome high-side charge MOSFET can be supplied from either high-side driver OUT11, or directly from the supply voltage (PVDD). The EC control block can operate independently of the supply, with independent protection circuits in either configuration. This can be useful if an extra high-side driver is needed to drive another load. The main limitation in this configuration is that if the charge MOSFET fails short, the connection to supply cannot be shut off as when OUT11 is used as EC supply. A short and open-load condition can still be detected when EC supplied with PVDD directly (OUT11 is configured as independent).

OUT11 for EC supply: This configuration is set in register HS_OC_CNFG, bit OUT11_EC_MODE. By default, OUT11_EC_MODE = 1b, which is configured as the supply for EC drive as shown in the block diagram above. When in this configuration, bits OUT11_CNFG in register HS_HEAT_OUT_CNFG are ignored (ON/OFF, SPI/PWM). Both OUT11 and the 1.5-Ω ECFB low-side discharge MOSFET have overcurrent and open load detection active during EC charge and discharge states, respectfully.

PVDD for EC supply, independent OUT11: To use OUT11 as an independent high-side driver (independent of EC control) to drive a separate load, where the drain of the EC charge MOSFET is connected directly to supply voltage, set OUT11_EC_MODE = 0b in register HS_OC_CNFG. In this configuration, there is short to battery, short to ground, and open load detection on ECFB that can be independently enabled during EC charge state, replacing the diagnostics of OUT11. As before, the ECFB low-side discharge MOSFET protection circuits are active during EC discharge state. The diagram below shows this configuration:

To enable the EC driver: Set bits EC_ON and EC_V_TAR to the desired target voltage in register HS_EC_HEAT_CTRL to enable the EC driver control loop. Once these bits are set, EC driver control loop is enabled.

For EC element voltage control: Once the EC driver is enabled, the feedback loop of the driver is activated, and regulates ECFB pin voltage to the target voltage set in bits EC_V_TAR in register HS_EC_HEAT_CTRL. The target voltage on ECFB pin is binary coded with a full-scale range of either 1.5 V or 1.2 V, depending if bit ECFB_MAX in register EC_CNFG is set to 1 or 0, respectively. ECFB_MAX = 0b is the default value (1.2 V).

Whenever a new value for the EC voltage is set, there is a blanking time t_{BLK_ECFB} of 250 µs for ECFB_HI or ECFB_LO status indication of ECFB once the control loop begins regulation to the new target value.

The device provides two discharge modes: fast discharge and PWM discharge.

Fast discharge of the EC element: To fully discharge the EC element with fast discharge, the target output voltage EC_V_TAR must be set to '0b', and bits ECFB_LS_EN and EC_ON must be set to '1b'. When these three conditions are met, the voltage at pin ECFB is discharged by pulling the internal 1.5-Ω low-side MOSFET on ECFB pin to ground.

1. Configure ECFB_LS_PWM = 0b in register EC_CNFG
2. Set bits ECFB_LS_EN = 1b, EC_ON = 1b and EC_V_TAR = 0b in register HS_EC_HEAT_CTRL.
3. ECFB LS MOSFET is enabled and performs fast discharge of EC mirror.

PWM discharge of the EC element: The steps below outline the PWM discharge cycle of electrochrome driver:

1. Configure ECFB_LS_PWM = 1b in register EC_CNFG
2. Set bits ECFB_LS_EN = 1b, EC_ON = 1b, EC_V_TAR = 0b in register HS_EC_HEAT_CTRL.
3. If the regulation loop detects V_{ECDRV} is less than V_{ECFB} for longer than $t_{RECHARGE}$ or 3ms, the ECDRV regulator is switched off and the LS MOSFET on ECFB is activated for ~300 ms ($t_{DISCHARGE}$). During this discharge, the ECDRV output is pulled low to prevent shoot-thru currents.
4. At the end of the discharge pulse $t_{DISCHARGE}$, the discharge MOSFET is switched off and the regulation loop is activated again with the new lower value. The regulation loop goes back to step 2, and out of regulation is again observed (V_{ECDRV} - V_{ECFB}).

The diagram below shows the PWM discharge cycle of the electrochrome driver:

ADVANCE INFORMATION



Figure 7-9. Electrochrome Discharge with PWM

The status of the voltage control loop is reported via SPI and should be observed to determine EC charge and discharge control timing. If the voltage at pin ECFB is higher than the target value, then bit ECFB_HI is set. If the voltage at pin ECFB is lower than the target value, ECFB_LO is set. Both status bits are valid if they are stable for at least the filter time t_{FT_ECFB}. The bits are not latched, and are not assigned as global faults.

Exit discharge mode: To exit discharge mode, ECFB_LS_EN must be de-asserted. If ECFB_LS_EN bit is left high when a new target voltage is programmed, the control loop will not respond since internal logic prevents both OUT11 and ECFB LS from being simultaneously on.

A capacitor of at least 4.7 nF has to be added to pin ECDRV, and 220 nF capacitor between ECFB and ground to increase control loop stability. For noise immunity reasons, it is recommended to place the loop capacitors as close as possible to the respective pins.

If the EC driver is not used, connect ECFB pin to ground.

7.4.3.2 Electro-chromic Driver Protection

The electro-chromic driver block has multiple protection and detection circuits for both charge and discharge states. There are the comparator-based detection circuits, protection circuits of OUT11 which are active during EC charge state (when configured with OUT11 as supply), and protection circuits on ECFB low-side discharge MOSFET.

EC supplied by OUT11: When the electrochrome drive is configured to be supplied by integrated high-side driver OUT11, the same protection and diagnostic functions as the other high-side drivers are available (e.g. during an overcurrent detection, the control loop is switched off). These high-side driver protections are active when the electrochrome is in the charge state (voltage ramp up). When in OUT11 EC mode (OUT11_EC_MODE = 1b), OUT11 cannot be controlled in PWM mode.

Fault on OUT11 during EC charge: In case of an overtemperature shutdown fault (zone 3 or 4) or overcurrent fault on OUT11 while EC_ON = 1b (EC control enabled):

- OUT11 is shut off (status register set)
- DAC is reset (EC_V_TAR set to '00000')
- ECDRV pin is pulled to ground

- EC_ON remains '1'
- ECFB_LS_EN remains as programmed

To restart EC control after OUT11 failure, the controller must read and clear the corresponding fault, and write the desired value to bits EC_V_TAR in register HS_EC_HEAT_CTRL.

If an open load is detected on OUT11 during EC charge, the OUT11_OLA bit in register HS_STAT is set.

Discharge Over current protection: If the load current into the ECFB pin LS MOSFET during discharge exceeds the over current threshold I_{OC_ECFB} for longer than $t_{DG\_OC\_ECFB}$, then the LS MOSFET is either Hi-Z (latch) or enters fixed-frequency regulation mode based on OUT7 ITRIP settings. The over current status bit ECFB_OC is set, and EC_HEAT is set. Overcurrent fault response is configurable with EC_FLT_MODE bit in register EC_CNFG. The ITRIP settings are shared with OUT7 ITRIP settings.

Table 7-19. Discharge Over Current Protection

EC_FLT_MODE	Fault Response
0b	Latch (Hi-Z)
1b	ITRIP (OUT7 settings)

Discharge Open load detection: While discharging the EC, open-load can also be detected. Bit EC_OLEN in register EC_CNFG must be set. If the load current on ECFB is below $I_{OL\_ECFB\_LS}$ for longer than $t_{DG\_OL\_ECFB\_LS}$, then the open load status bit ECFB_OL is set, and WARN bit is set in register IC_STAT1.

For EC direct PVDD supply configuration, there are three comparator-based detection circuits that can be used when EC regulation is active in place of relying on the OUT11 protection and detection circuits. These include:

- Short to Battery detection on ECFB (overvoltage)
- Short to Ground detection on ECFB (undervoltage)
- Open-load detection on ECFB

ADVANCE INFORMATION

EC supply direct to PVDD: When the EC block is supplied directly to PVDD, short to battery, short to ground, and open load detection circuits can be independently enabled with bits ECFB_OV_MODE, ECFB_UV_MODE, and ECDRV_OL_EN in register EC_CNFG. These detection circuits can be enabled regardless of EC supply configuration if extra diagnostics are desired. However, if they are not desired then it is recommended to disable them in register.



Figure 7-10. Electrochrome with direct PVDD supply (OUT11 independent)

Short to Battery/OV detection: ECFB overvoltage or short to battery is detected when ECFB voltage exceeds PVDD - 1V, or threshold V_{ECFB_OV}, for longer than the deglitch time $t_{ECFB\_OV\_DG}$. BitECFB_OV_MODE determines the driver ECFB overvoltage fault response. The EC overvoltage deglitch time is configured with bit ECFB_OV_DG in register EC_CNFG.

For over voltage fault response control, bit ECFB_OV_MODE can be configured in register EC_CNFG. If ECFB_OV_MODE = 00b, then no action is taken during this fault. For ECFB_OV_MODE = 10b, when ECFB voltage exceeds ECFB_OV for longer than programmed deglitch time $t_{ECFB\_OV\_DG}$, then the ECFB_OV bit is set in EC_HEAT_ITRIP_STAT register, and EC_HEAT fault bit is set in register IC_STAT1. For ECFB_OV_MODE = 10b, when OV on ECFB occurs, the ECDRV pin is pulled down, and the ECFB LS FET is Hi-Z. Faults are reported in the same registers as for when ECFB_OV_MODE = 01b. The fault responses and bit values are summarized in the table below:

Table 7-20. Electrochrome Overvoltage Fault Response

ECFB_OV_MODE	Fault Response
00b	No action
01b	Report fault in register
10b	Pull-down ECDRV and ECFB LS FET, report fault in register

Table 7-21. EC Overvoltage Deglitch Times

ECFB_OV_DG	Deglitch Time
00b	20 µs
01b	50 µs
10b	100 µs
11b	200 µs

ADVANCE INFORMATION

Short to Ground/UV detection: ECFB under voltage or short to ground is detected when ECFB voltage is detected below the programmed threshold $V_{ECFB\_UV\_TH}$ for longer than the programmed deglitch time $t_{ECFB\_UV\_DG}$. Bits ECFB_UV_TH and ECFB_UV_DG are set in register EC_CNFG.

Table 7-22. Electrochrome Undervoltage Thresholds

ECFB_UV_TH	Under Voltage Threshold
0b	100 mV
1b	200 mV

Note

When the short to ground/under voltage detection is enabled, if the ECFB target voltage is set below the programmed threshold, which is either the lowest 4 or 8 bits of resolution depending on ECFB_UV_TH, a short to ground/under voltage will be detected. If it is desired to enable the short to ground/under voltage detection, these target voltage values should be avoided to prevent misdiagnosis of a short to ground/under voltage condition.

For under voltage fault response control, bit ECFB_UV_MODE can be configured in registerEC_CNFG. If ECFB_UV_MODE = 00b, then no action is taken when ECFB voltage falls below ECFB_UV. For ECFB_UV_MODE = 10b, then the ECFB_UV bit is set in EC_HEAT_ITRIP_STAT register, and EC_HEAT fault bit is set in register IC_STAT1. For ECFB_UV_MODE = 10b, when UV on ECFB occurs, the ECDRV pin is pulled down, and the ECFB LS FET is Hi-Z. Faults are reported in the same registers as for whenECFB_UV_MODE = 01b. The fault responses and bit values are summarized in the table below:

Table 7-23. Electrochrome Undervoltage Fault Response

ECFB_UV_MODE	Fault Response
00b	No action
01b	Report fault in register
10b	Pull-down ECDRV and ECFB LS FET, report fault in register

Table 7-24. EC Undervoltage Deglitch Times

ECFB_UV_DG	Deglitch Time
00b	20 µs
01b	50 µs
10b	100 µs
11b	200 µs

PVDD supplied EC Open-load detection: If the EC block is not configured to be supplied with OUT11, a separate EC open-load detection circuit can be enabled with bit ECDRV_OL_EN in register EC_CNFG. When enabled, a current source injects a small current into the ECFB node, and the ECFB voltage is compared with the open-load threshold voltage. If the open-load threshold is exceeded, an open load condition is detected and the ECFB_OL bit will be set. The truth table below shows possible values for both open load and short to battery detection status:

Table 7-25. Open Load and Over Voltage Detection Truth Table

ECFB_OL	ECFB_OV	Status
1b	1b	Short to battery/overvoltage
1b	0b	Open-load
0b	1b	Not possible
0b	0b	Normal operation

ADVANCE INFORMATION

7.4.4 Half-bridge Drivers

Table 7-26. Half-bridge Section Table of Contents

Half-bridge Section	Link to Section
Back to Top of Feature Section	Section 7.4
Half-bridge Control	Section 7.4.4.1
Half-bridge Regulation	Section 7.4.4.2
Half-bridge Protection	Half-bridge Protection and Diagnostics

The device integrates six total half-bridge high-side and low-side FETs, supporting bidirectional drive for up to five motors; two 1.5-Ω half-bridges, two 300-Ω half-bridges, and two 100-Ω half-bridges. All of these drivers can be controlled with SPI register, PWM signal that can be sourced from the PWM1 pin or IPROPI/PWM2 pin. Each driver also has configurable current regulation feature called ITRIP. Half-bridge protection circuits include overcurrent protection, off-state and active open-load diagnostics.

The diagrams below show common configurations for the integrated half-bridges to support up to five mirror and lock motors, and all mirror motors:



Figure 7-11. Half-bridge Configuration for up to Five Motors (Mirror and Lock)

The diagram below shows a configuration for mirror only loads:

ADVANCE INFORMATION



Figure 7-12. Half-bridge Configuration for up to Four Motors (Mirrors only)

7.4.4.1 Half-bridge Control

The half-bridge drivers can be controlled in two modes to support control schemes with either PWM input pins or SPI register control. The half-bridge drivers also have configuration registers (HB_OUT_CNFG1 and HB_OUT_CNFG2) to enable half-bridge control and to set up control mode (PWM or SPI).

The half-bridges can be configured for control by input signal from either PWM1 or IPROPI/PWM2 pins. The signal to PWM1 pin can be multiplexed internally to half-bridges, high-side drivers, and heater driver. IPROPI/PWM control from PWM2 pin is only available for half-bridges. When IPROPI/PWM2 pin is configured for PWM input, IPROPI sense output becomes unavailable.

IPROPI/PWM2 is sense output by default. The configuration table is shown below. Note that OUT5 and OUT6 are configured in HB_OUT_CNFG2 and OUT1 through OUT4 are configured in HB_OUT_CNFG1:

Table 7-27. OUTX_CNFG Half-bridge Configuration

OUTX_CNFG[2]	OUTX_CNFG[1]	OUTX_CNFG[0]	OUTx	HS ON	LS ON
0	0	0	OFF	OFF	OFF
0	0	1	SPI Register Control	OUTX_CTRL	OUTX_CTRL
0	1	0	PWM 1 Complementary Control	~PWM1	PWM1
0	1	1	PWM 1 LS Control	OFF	PWM1
1	0	0	PWM 1 HS Control	PWM1	OFF
1	0	1	PWM 2 Complementary Control	~IPROPI/PWM2	IPROPI/PWM2
1	1	0	PWM 2 LS Control	OFF	IPROPI/PWM2
1	1	1	PWM 2 HS Control	IPROPI/PWM2	OFF

When the half-bridges are configured for SPI register control (OUTx_CNFG = 01b), the half-bridges high- and low-side MOSFETs can be individually controlled in register GD_HB_CTRL with bits OUTx_CTRL. The control truth table for the half-bridge outputs is shown below:

Table 7-28. Half-bridge Driver Controls

OUTx_CTRL (OUT1-6) bits	Configuration	Description
00	OFF	Half-bridge control OFF
01	HS ON	High-side MOSFET ON
10	LS ON	Low-side MOSFET ON
11	RSVD	Reserved.

The half-bridge control mode can be changed anytime SPI communication is available by writing to the bits. This change is immediately reflected.

When the half-bridges are configured for PWM operation (OUTx_CNFG = 01Xb or 10Xb), the inputs can accept static or pulse-width modulated (PWM) voltage signals for either 100% or PWM drive modes. The default behavior for half-bridges during off-state of PWM signal is to Hi-Z the output.

The device automatically generates the dead-time needed during transitioning between the high-side and low-side FET on the switching half-bridge. This timing is based on internal FET gate-source voltage voltage. No external timing is required. This scheme ensures minimum dead time, while guaranteeing no shoot-through current.

7.4.4.2 Half-bridge ITRIP Regulation

The device half-bridges have optional fixed-frequency load current regulation called ITRIP. This is done by comparing the active output current against configured current thresholds determined by HB_ITRIP_CONFIG register. Each half-bridge has two possible ITRIP current thresholds, and OUT3-6 also have a third lower current threshold option. ITRIP thresholds, enables, and timing settings are set individually for each half-bridge.

As this device has multiple integrated drivers which are enabled at any given time, there is freewheeling configuration intended to reduce power dissipation during ITRIP half-bridge regulation. Power dissipation is lower with synchronous rectification (MOSFETs) compared with asynchronous rectification (diodes). The half-bridge freewheeling is configurable between non- and synchronous rectification (active and passive freewheeling). The freewheeling settings are shared between half-bridge pairs. The synchronous rectification for half-bridges during ITRIP regulation is enabled by setting bits NSR_OUTX_DIS in configuration register HB_OUT_CNFG1.

ITRIP detection is done on both high- and low-side MOSFETs of each half-bridge. ITRIP is dynamically blanked by internal over-current protection circuitry.

The configurable ITRIP timing parameters are frequency and deglitch. The tables below summarize the ITRIP configuration options.

Table 7-29. Half-bridge ITRIP Synchronous Rectification Settings

NSR_OUTX_DIS	ITRIP Half-bridge Off-time Response
0b	Hi-Z
1b	complementary MOSFET ON

Table 7-30. ITRIP Current Thresholds for Half-bridges

Half-bridges	Typ ITRIP Current Thresholds	OUTX_ITRIP_LVL
OUT6	6.25 A	10b
	5.5 A	01b
	2.25 A	00b
OUT5	7.5 A	11b
	6.5 A	01b
	2.75 A	00b

ADVANCE INFORMATION

Table 7-30. ITRIP Current Thresholds for Half-bridges (continued)

Half-bridges	Typ ITRIP Current Thresholds	OUTX_ITRIP_LVL
OUT3 & OUT4	3.5 A	10b
	2.5 A	01b
	1.25 A	00b
OUT1 & OUT2	0.875 A	1b
	0.7 A	0b

Table 7-31. ITRIP Timing - Deglitch Options

Deglitch Time	OUTX_ITRIP_DG
2 µs	00b
5 µs	01b
10 µs	10b
20 µs	11b

Table 7-32. ITRIP Timing - Frequency Options

ITRIP Frequency	OUTX_ITRIP_FREQ
20 kHz	00b
10 kHz	01b
5 kHz	10b
2.5 kHz	11b

Note

If 20 kHz ITRIP frequency is desired, the fastest deglitch time is recommended (2µs).

ITRIP regulation follows these steps:

- The low- or high-side of a half-bridge is enabled. The first ITRIP clock edge occurs when half-bridge enabled.
- If ITRIP limit is exceeded on either low- or high-side, the device waits for longer than deglitch time $t_{DG\_ITRIP\_HB}$.
- If ITRIP limit is still exceeded after the deglitch time, then either the half-bridge will Hi-Z or turn-on opposite MOSFET for the remainder of the ITRIP cycle, depending on NSR_OUTX_DIS bit setting. ITRIP status bit is set, and the regulation loop restarts.
- If NSR_OUTX_DIS = 1b (synchronous rectification enabled), the current through the enabled MOSFET is monitored for current reversal. If current reversal is detected, the half-bridge output is Hi-Z for the remainder of the ITRIP cycle.

The synchronous rectification or freewheeling feature is enabled by setting bits NSR_OUTX_DIS in configuration register HB_OUT_CNFG1. When NSR_OUTX_DIS = 0b, if ITRIP occurs on either MOSFET, the half-bridge goes Hi-Z. If NSR_OUTX_DIS = 1b, if ITRIP occurs on either MOSFET, the opposite MOSFET will be enabled.

For example, NSR_OUTX_DIS = 1b and OUTX_CNFG = 100b or 010b. If the PWM input sets HS MOSFET ON, and ITRIP is reached on HS MOSFET, the LS MOSFET turns on for the remainder of the ITRIP cycle. The HS MOSFET is turned ON at the end of the cycle. If the PWM input changes within the ITRIP period, the ITRIP counter is reset and ITRIP regulation is active while the LS MOSFET is ON.

If synchronous rectifcation is enabled and MOSFET turns on when ITRIP occurs, current is monitored for a current reversal, or zero-crossing detection. There is zero-crossing detection on both high-side and low-side MOSFETs. If the detected load current reaches 0 A during ITRIP regulation for longer than the deglitch time,

ADVANCE INFORMATION

then the half-bridge output goes Hi-Z for the remainder of the ITRIP cycle. The zero-crossing deglitch time is the same ITRIP deglitch time.

The diagram below shows the ITRIP behavior for a half-bridge:



Figure 7-13. Fixed Frequency ITRIP Current Regulation for Half-bridges

The ITRIP setting can be changed at any time when SPI communication is available by writing to the OUTX_ITRIP_LVL bits. The change is immediately reflected in device behavior.

If a half-bridge is configured for PWM control and ITRIP, when ITRIP is reached, the behavior is the same as for SPI register control, but the input now comes from the configured PWM pin.

7.4.4.3 Half-bridge Protection and Diagnostics

The half-bridge drivers are protected against over-current. The device also offers on-state and off-state load monitoring. Fault signaling is done through register HB_STATX.

7.4.4.3.1 Half-bridge Off-State Diagnostics (OLP)

The user can determine the impedance on a pair of half-bridges using off-state diagnostics while the half-bridges are disabled in register HB_OUT_CNFGx. With this diagnostic, it is possible to detect the following fault conditions passively:

- Output short to VM or GND < 1000 Ω
- Open load > 1.5K Ω for high-side load, VM = 13.5 V

Note

It is NOT possible to detect a **load short** with this diagnostic. However, the user can deduce this logically if an over current fault (OCP) occurs when an output is actively driven, but OLP diagnostics do not report any fault in the when the output is disabled. Occurrence of both OCP when an output is actively drive and OLP when the output is disabled would imply a terminal short (short on selected output node).

ADVANCE INFORMATION

- The user can configure the following combinations
  - Internal pull up resistor (R_{OLP_PU}) on OUTx
  - Internal pull down resistor (R_{OLP_PD}) on OUTx
  - Comparator reference level
- This combination is determined by the HB_OLP_CNFG bits in the HB_OL_CNFG1 register.
- The half-bridge pairs to be diagnosed are determined by the HB_OLP_SEL bits in the HB_OL_CNFG1 register.
- The off-state diagnostics comparator output is available on HB_OLP_STAT bit in HB_STAT2 register. The output is not latched.
- The user is expected to toggle through all the combinations and record the status bit output after its output is settled.
- Based on the input combinations and status register, the user can determine if there is a fault on the output.



Figure 7-14. Off-State (Passive) Diagnostics

The following output, pull-down/pull-up and VREF combinations are shown below:

Table 7-33. Off-state Output Pull-up/pull-down and VREF Options

HB_OLP_CNFG	Description
00b	OLP Off
01b	Output X Pull-up enabled, Output Y pull-down enabled, Output Y selected, VREF Low
10b	Output X Pull-up enabled, Output Y pull-down enabled, Output X selected, VREF High
11b	Output X Pull-down enabled, Output Y pull-up enabled, Output Y selected, VREF Low

The OLP combinations and truth table for a no fault scenario vs. fault scenario for a low-side load is shown in Table 7-34 For the diagnostics to be active and valid, all half-bridge configurations in bits OUTx_CNFG in registers HB_OUT_CNFGx must be zero (disabled).

Table 7-34. Off-State Diagnostics Control Table

User Inputs		OLP Set-Up				HB_OLP_STAT			
HB_OLP_CNFG	nSLEEP	OUTX	OUTY	CMP REF	Output Selected	Normal	Open	Short	VM Short
2'b01	1	R_{OLP_PU}	R_{OLP_PD}	V_{OLP_REFL}	OUTY	**1b**	**0b**	**0b**	**1b**
2'b10	1	R_{OLP_PU}	R_{OLP_PD}	V_{OLP_REFH}	OUTX	**0b**	**1b**	**0b**	**1b**
2'b11	1	R_{OLP_PD}	R_{OLP_PU}	V_{OLP_REFL}	OUTY	**1b**	**1b**	**0b**	**1b**

The following half-bridge pair off-state combinations and selection values are shown below.

Note

If any half-bridge is enabled, then all half-bridge OLP bits will be automatically disabled (0b).

Table 7-35. OUTx & OUTy Configurations

HB_OLP_SEL	OUTX & OUTY Pairs Selected
0000b	No output
0001b	OUT1 & OUT2
0010b	OUT1 & OUT3
0011b	OUT1 & OUT4
0100b	OUT1 & OUT5
0101b	OUT1 & OUT6
0110b	OUT2 & OUT3
0111b	OUT2 & OUT4
1000b	OUT2 & OUT5
1001b	OUT2 & OUT6
1010b	OUT3 & OUT4
1011b	OUT3 & OUT5
1100b	OUT3 & OUT6
1101b	OUT4 & OUT5
1110b	OUT4 & OUT6
1111b	OUT5 & OUT6

7.4.4.3.2 Half-Bridge Active Open Load Detection (OLA)

When the device is active and waiting for drive commands (nSLEEP is HI), there is an open-load detection loop for half-bridges OUT1 - OUT6. The detection scheme sequentially checks the open-load status for each high- and low-side of each half-bridge output and reports the status in bit OUTx_OLA in register HB_STAT2 and WARN bit in register IC_STAT1.

From standby or sleep mode, starting with OUT1, the control loop will begin to check open-load status. The open-load detection threshold is configurable for either 32 or 128 cycles with bit OUTx_OLA_TH in register HB_OL_CNFG2. If an output is driven with EN/DIS only (no PWM switching) then the open-load detection time is 5 ms.

If open-load is detected for longer than the cycle count threshold or before timeout occurs, then bit OUTx_OLA is reported. If no open-load is detected after 32 or 128 cycles, then the loop moves to the next half-bridge. The loop continues checking each output through OUT6, then goes back to OUT1 to restart the OLA loop. For the open-load check to be valid, the half-bridge open-load detection must be enabled (OUTx_OLA = 1b) and the output must be enabled (OUTx_CNFG = X1b). The diagram below shows the OLA scheme:

ADVANCE INFORMATION



Figure 7-15. Half-bridge Open-Load Active Detection

Any given half-bridge is skipped if any of the following three conditions are met:

1. OUTx is disabled (OUTx_CNFG = 00b).
2. Open-load detect is not enabled (OUTx_OLA = 0b) for the half-bridge.
3. OUTx is OFF for more than 5ms
4. OLA has already been detected and flagged, or other fault condition on OUTx (overcurrent, over temperature)

With all half-bridge OUTx enabled without PWM, the total loop time can take up to 46 ms to cycle through all half-bridges. When a half-bridge is driven individually or sequentially, the loop detects open load within 5 ms or faster (depending on EN or PWM control). If a half-bridge is driven with a low frequency external PWM signal, the OFF time of the output can exceed the open-load detection window of 5 ms, and so the half-bridge is skipped.

7.4.4.3.3 Half-Bridge Over-Current Protection

When a half-bridge is active, an analog current protection circuit on each MOSFET shuts off the MOSFET during hard short circuit events. If the output current exceeds the over current threshold I_{OCP_OUTX} for longer than $t_{DG\_OCP\_HB}$, an over current fault is detected. The corresponding output is Hi-Z (latch behavior) and the fault is latched in register (HB_STAT1).

For over-current deglitch time $t_{DG\_OCP\_HB}$ of half-bridge drivers, there are four over-current deglitch options summarized in the table below.

Table 7-36. Half-bridge Over Current Deglitch

Deglitch time	OUTX_OCP_DG	Voltage Limitation
6 µs	00b	Forced option if V_{PVDD} > 28 V
10 µs	01b	< 28 V
20 µs	10b	< 28 V
60 µs	11b	< 20 V

To re-activate the driver, the fault must first be cleared in register by the MCU by reading the status register. The diagram below shows the over current behavior of a half-bridge:



Figure 7-16. Over Current Behavior for Half-bridges

ADVANCE INFORMATION

7.4.5 Gate Drivers

The device integrates two high-side and low-side external MOSFET gate drivers to drive one full H-bridge or two half-bridge loads. There is also an integrated current shunt amplifier which supports, high-side, low-side, and in-line current sensing.

7.4.5.1 Input PWM Modes

The DRV800x-Q1 has multiple input PWM modes to support different control schemes and output load configurations. The gate driver outputs can be controlled through the GD_IN1, GD_IN2, DRVOFF, and nSLEEP input pins. The outputs can also be controlled through the S_IN1, and S_IN2 register settings. The PWM mode is set through the SPI register setting BRG_MODE. The modes are listed below with additional details describing their functions.

Table 7-37. Input PWM Modes

PWM Mode	BRG_MODE
Section 7.4.5.1.1	00b
Section 7.4.5.1.2	01b (PH/EN)
	10b (PWM)

The waveform below shows the expected timing waveform for the gate driver outputs:



Figure 7-17. Gate Driver Timing Diagram - Half-bridge or PWM mode (BRG_MODE = 00b or 10b

ADVANCE INFORMATION



Figure 7-18. Gate Driver Timing Diagram - PH/EN mode (BRG_MODE = 01b

7.4.5.1.1 Half-Bridge Control

In half-bridge control mode, each half-bridge gate driver can be individually controlled through the corresponding IN1, IN2 pins or through register. The DRVOFF signal has priority over the IN1 and IN2 signals. For half-bridge control, INx designates half-bridges. The DRV800x-Q1 internally handles the dead-time generation between high-side and low-side switching so that a single PWM input can control each half-bridge.

The half-bridges can be configured for SPI control with INx_MODE bits. When INx_MODE = 1b, the half-bridges can be enabled with S_INx bits.

The half-bridges can be set to the Hi-Z state individually through the S_HIZx bits. Both half-bridges can be simultaneously set Hi-Z with DRVOFF pin.

Table 7-38. Half-Bridge Control (BRG_MODE = 00b)

S_HIZx	DRVOFF	INx	GHx	GLx	SHx
1	1	X	L	L	Z
0	0	0	L	H	L
0	0	1	H	L	H



Figure 7-19. Half-Bridge Control

ADVANCE INFORMATION

7.4.5.1.2 H-Bridge Control

In H-bridge control, both half-bridge gate drivers can be controlled as an H-bridge gate driver through a configurable combination of IN1 and IN2 input pins or the S_IN1 and S_IN2 bits in registerGD_HB_CTRL.

To set the control mode for the half-bridge gate drivers, the SPI BRG_MODE bit can be configured to either PH/EN or PWM control modes. The PH/EN mode allows for the H-bridge to be controlled with a speed/direction type of interface commanded by one PWM signal and one GPIO signal. The PWM mode allows for the H-bridge to be controlled with a more advanced scheme typically requiring two PWM signals. This allows the H-bridge driver to enter four different output states for additional control flexibility if required.

In PH/EN mode, each half-bridge input control modes are configured with bits INx_MODE in register GD_CNFG. By default, INx_MODE = 0b and both half-bridge are controlled from pins. If INx_MODE = 1b, the half-bridge is controlled with SPI bit S_INx. If IN1_MODE is set to 1b and IN2_MODE is set to 0b, the half-bridge 1 is controlled through SPI bit S_IN1, and half-bridge 2 is controlled with pin IN2. If both INx_MODE = 1b, then S_IN1 becomes EN and S_IN2 becomes PH, following pins IN1 and IN2.

The H-bridge freewheeling state is configurable through the BRG_FW register setting. In both the PH/EN and PWM modes the default active freewheeling mode is active low-side. This setting can be utilized to modify the bridge between low-side or high-side active freewheeling.

The H-bridge can be set to the Hi-Z state through the PWM or PH/EN control mode, using DRVOFF pin or S_HIZx bits. The S_HIZx bits are an OR when the gate driver is in PH/EN control mode, and puts both outputs SHx into high impedance.

Table 7-39. H-Bridge PH/EN Control (BRG_MODE = 01b, INx_MODE = 0b)

DRVOFF	IN1 (EN)	IN2 (PH)	BRG_FW	GH1	GL1	GH2	GL2	SH1	SH2	DESCRIPTION
1	X	X	X	L	L	L	L	Z	Z	High Impedance
0	0	X	0b	L	H	L	H	L	L	Low-Side Active Freewheel
0	0	X	1b	H	L	H	L	H	H	High-Side Active Freewheel
0	1	0	X	L	H	H	L	L	H	Drive SH2 → SH1 (Reverse)
0	1	1	X	H	L	L	H	H	L	Drive SH1 → SH2 (Forward)



Figure 7-20. H-Bridge PH/EN Control

Table 7-40. H-Bridge PH/EN Control (BRG_MODE = 01b, IN2_MODE = 1b)

DRVOFF	IN1 (EN)	S_IN2 (PH)	BRG_FW	GH1	GL1	GH2	GL2	SH1	SH2	DESCRIPTION
1	X	X	X	L	L	L	L	Z	Z	High Impedance
0	0	X	0b	L	H	L	H	L	L	Low-Side Active Freewheel
0	0	X	1b	H	L	H	L	H	H	High-Side Active Freewheel
0	1	0b	X	L	H	H	L	L	H	Drive SH2 → SH1 (Reverse)
0	1	1b	X	H	L	L	H	H	L	Drive SH1 → SH2 (Forward)



Figure 7-21. H-Bridge PH/EN Mixed Control

Table 7-41. H-Bridge PH/EN Control (BRG_MODE = 01b, IN1_MODE = 1b)

DRVOFF	S_IN1 (EN)	IN2 (PH)	BRG_FW	GH1	GL1	GH2	GL2	SH1	SH2	DESCRIPTION
1	X	X	X	L	L	L	L	Z	Z	High Impedance
0	0	X	0b	L	H	L	H	L	L	Low-Side Active Freewheel
0	0	X	1b	H	L	H	L	H	H	High-Side Active Freewheel
0	1b	0	X	L	H	H	L	L	H	Drive SH2 → SH1 (Reverse)
0	1b	1	X	H	L	L	H	H	L	Drive SH1 → SH2 (Forward)



Figure 7-22. H-Bridge PH/EN Control (BRG_MODE = 01b, IN1_MODE = 1b)

ADVANCE INFORMATION

Table 7-42. H-Bridge PWM Control (BRG_MODE = 10b)

DRVOFF	IN1	IN2	BRG_FW	GH1	GL1	GH2	GL2	SH1	SH2	DESCRIPTION
1	X	X	X	L	L	L	L	Z	Z	High Impedance
0	0	0	X	L	L	L	L	Z	Z	Diode Freewheel (Coast)
0	0	1	X	L	H	H	L	L	H	Drive SH2 → SH1 (Reverse)
0	1	0	X	H	L	L	H	H	L	Drive SH1 → SH2 (Forward)
0	1	1	0b	L	H	L	H	L	L	Low-Side Active Freewheel
0	1	1	1b	H	L	H	L	H	H	High-Side Active Freewheel



Figure 7-23. H-Bridge PWM Control

7.4.5.1.3 DRVOFF - Gate Driver Shutoff Pin

The DRV8000-Q1 provides dedicated H-bridge gate driver disable function with the DRVOFF pin. The DRVOFF pin provides a direct hardware pin to shutdown the gate driver without relying on an SPI command or PWM input change. When DRVOFF is asserted, both gate driver half-bridges are Hi-Z by enabling the gate driver pull downs regardless of the other pin or SPI inputs. The integrated drivers and charge pump are independent from the DRVOFF pin.

The DRVOFF pin has a live status bit DRVOFF_STAT in regsiter GD_STAT that is continuously updated to reflect the status of the DRVOFF pin. This can be used to confirm that DRVOFF pin is either asserted or de-asserted.

Note

The host controller must assert DRVOFF for more than 3ms to register a valid DRVOFF command. To properly clear the DRVOFF status latch, a CLR_FLT must be issued **after 3ms of DRVOFF going low.** It is recommend the host check DRVOFF status DRVOFF_STAT bit in register GD_STAT before and after issue a CLR_FLT to confirm that DRVOFF status has cleared. If CLR_FLT is issued within 3ms of DRVOFF going low, DRVOFF status latch may not clear.

While DRVOFF is asserted, SPI communication and logic inputs are still available as long as DVDD is present.

7.4.5.2 Smart Gate Driver - Functional Block Diagram

7.4.5.2.1 Smart Gate Driver

The DRV8000-Q1 provides an advanced, adjustable floating smart gate driver architecture to provide fine MOSFET control and robust switching performance. The smart gate driver architecture offers driver functions for slew rate control and a driver state machine for dead-time handshaking, parasitic dV/dt gate coupling prevention, and MOSFET gate fault detection.

Advanced adaptive drive functions are provided for reducing propagation delay, reducing duty cycle distortion, and closed loop programmable slew time. The advanced smart gate driver functions are only available in the Section 7.4.4.1 and PH/EN mode. The advanced functions do not interfere with standard operation of the gate drivers and can be utilized as needed by system requirements.

The different functions of the smart gate drive architecture are summarized below with additional details in the following sections.

Smart Gate Driver Core Functions:

- Figure 7-24

ADVANCE INFORMATION

- Section 7.4.5.2.3
- Section 7.4.5.2.4
- Advanced: Section 7.4.5.2.5
- Advanced: Section 7.4.5.2.9
- Advanced: Section 7.4.5.2.10

Note

The advanced, adaptive drive functions and registers are not required for normal operation of the device and intended for specific system requirements.

Table 7-43. Smart Gate Driver Terminology Descriptions

Core Function	Terminology	Description
IDRIVE / TDRIVE	I_{DRVP}	Programmable gate drive source current for adjustable MOSFET slew rate control. Configured with the IDRVP_x control register.
	I_{DRVN}	Programmable gate drive sink current for adjustable MOSFET slew rate control. Configured with the IDRVN_x control register.
	I_{HOLD}	Fixed gate driver hold pull up current during non-switching period.
	I_{STRONG}	Fixed gate driver strong pull down current during non-switching period.
	t_{DRIVE}	$I_{DRVP/N}$ drive current duration before I_{HOLD} or I_{STRONG}. Also provides V_{GS} and V_{DS} fault monitor blanking period. Configured with the VGS_TDRV control register.
	t_{PD}	Propagation delay from logic control signal to gate driver output change.
	t_{DEAD}	Body diode conduction period between high-side and low-side switch transition. Configured with the VGS_TDEAD control register.
PDR (Pre-charge)	I_{CHR_INIT}	Gate drive source current initial value for charge control loop. Configured with the PRE_CHR_INIT control register
	I_{PRE_CHR}	Gate drive source current for pre-charge period after control loop lock. Adjustment rate configured with the KP_PDR control register. Max current clamp configured with the PRE_MAX control register.
	t_{PRE_CHR}	Gate drive source current pre-charge period duration. Configured with the T_PRE_CHR control register.
	t_{DON}	Delay time from start of pre-charge period to rising V_{SH} crossing V_{SH_L} threshold. Configure with T_DON_DOFF control register.
	I_{DCHR_INIT}	Gate drive sink current initial value for discharge period control loop. Configured with the PRE_DCHR_INIT control register.
	I_{PRE_DCHR}	Gate drive sink current for pre-discharge period after control loop lock. Adjustment rate configured with the KP_PDR control register. Max current clamp configured with the PRE_MAX control register.
	t_{PRE_DCHR}	Gate drive sink current pre-discharge period duration. Configured with the T_PRE_DCHR control register.
	t_{DOFF}	Delay time from start of pre-discharge period to falling V_{SH} crossing V_{SH_H} threshold. Configure with T_DON_DOFF control register.
	V_{SH_L}	Low voltage threshold for V_{SH} switch-node. Configured with the AGD_THR control register.
	V_{SH_H}	High voltage threshold for V_{SH} switch-node. Configured with the AGD_THR control register.
PDR (Post-charge)	I_{PST_CHR}	Gate drive source current for post-charge period. Adjustment rate configured with the KP_PST control register.
	t_{PST_CHR}	Gate drive source current post-charge period duration.
	I_{PST_DCHR}	Gate drive sink current for post-discharge period. Adjustment rate configured with the KP_PST control register.
	t_{PST_DCHR}	Gate drive source current post-charge period duration.
	I_{FW_CHR}	Freewheeling charge current. Configured with the FW_MAX control register.
	I_{FW_DCHR}	Freewheeling discharge current. Configured with the FW_MAX control register.

ADVANCE INFORMATION

Table 7-43. Smart Gate Driver Terminology Descriptions (continued)

Core Function	Terminology	Description
STC	t_{RISE}	Time duration for V_{SHx} to cross from V_{SHx_L} to V_{SHx_H} threshold. Configured with the T_RISE_FALL control register.
	t_{FALL}	Time duration for V_{SHx} to cross from V_{SHx_H} to V_{SHx_L} threshold. Configured with the T_RISE_FALL control register.

7.4.5.2.2 Functional Block Diagram

Section 7.2 shows a high level function block diagram for the half-bridge gate driver architecture. The gate driver blocks provide a variety of functions for MOSFET control, feedback, and protection. This includes complimentary, push-pull high-side and low-side gate drivers with adjustable drive currents, control logic level shifters, V_{DS}, V_{GS}, and V_{SH} (switch-node) feedback comparators, a high-side Zener clamp, plus passive and active pull-down resistors.



Figure 7-24. Gate Driver Functional Block Diagram

7.4.5.2.3 Slew Rate Control (IDRIVE)

The IDRIVE component of the smart gate drive architecture implements adjustable gate drive current control to adjust the external MOSFET V_{DS} slew rate. This is achieved by implementing adjustable pull up (I_{DRVP}) and pull down (I_{DRVN}) current sources for the internal gate driver architecture.

ADVANCE INFORMATION

The external MOSFET V_{DS} slew rates are a critical factor for optimizing radiated and conducted emissions, diode reverse recovery, dV/dt parasitic gate coupling, and overvoltage or undervoltage transients on the switch-node of the half-bridge. IDRIVE operates on the principle that the V_{DS} slew rates are predominantly determined by the rate of the gate charge (or gate current) delivered during the MOSFET Q_{GD} or Miller charging region. By allowing the gate driver to adjust the gate current, it can effectively control the slew rate of the external power MOSFETs.

IDRIVE allows the DRV8000-Q1 to dynamically change the gate driver current setting through the IDRVP_x and IDRVN_x bits. The device provides 16 settings between the 0.5-mA and 62-mA range for the source and sink currents as shown in Table 7-44. The peak gate drive current is available for the t_{DRIVE} duration. After the MOSFET is switched and the t_{DRIVE} duration expires, the gate driver switches to a hold current (I_{HOLD}) for the pull up source current to limit the output current in case of a short circuit condition and to improve the efficiency of the driver.

The IDRV_LOx bits allows for 16 settings <0.5mA if extremely low slew rate control is required.

Table 7-44. IDRIVE Source (I_{DRVP}) and Sink (I_{DRVN}) Current

IDRVP_x / IDRVN_x	Gate Source / Sink Current	
	IDRV_LOx = 0b	IDRV_LOx = 1b
0000b	0.5 mA	50 µA
0001b	1 mA	110 µA
0010b	2 mA	170 µA
0011b	3 mA	230 µA
0100b	4 mA	290 µA
0101b	5 mA	350 µA
0110b	6 mA	410 µA
0111b	7 mA	600 µA
1000b	8 mA	725 µA
1001b	12 mA	850 µA
1010b	16 mA	1 mA
1011b	20 mA	1.2 mA
1100b	24 mA	1.4 mA
1101b	31 mA	1.6 mA
1110b	48 mA	1.8 mA
1111b	62 mA	2.3 mA

7.4.5.2.4 Gate Driver State Machine (TDRIVE)

The TDRIVE component of the smart gate drive architecture is an integrated gate drive state machine that provides automatic dead time insertion, parasitic dV/dt gate coupling prevention, and MOSFET gate fault detection.

The first component of the TDRIVE state machine is an automatic dead time handshake. Dead time is the period of body diode conduction time between the switching of the external high-side and low-side MOSFET to prevent any cross conduction or shoot through. The gate drivers of DRV8000-Q1 use V_{GS} monitors to implement a break and then make dead time scheme by measuring the external MOSFET V_{GS} voltage to determine when to properly enable the external MOSFETs. This scheme allows the gate driver to adjust the dead time for variations in the system such as temperature drift, aging, voltage fluctuations, and variation in the external MOSFET parameters. An additional fixed digital dead time (t_{DEAD_D}) can be inserted if desired and is adjustable through the SPI registers.

The second component focuses on preventing parasitic dV/dt gate charge coupling. This is implemented by enabling a strong gate current pull-down (I_{STRONG}) whenever the opposite MOSFET in the half-bridge is

ADVANCE INFORMATION

switching. This feature helps remove parasitic charge that couples into the external MOSFET gate when the half-bridge switch node is rapidly slewing.

The third component implements a gate fault detection scheme to detect an issue with the gate voltage. This is used to detect pin-to-pin solder defects, a MOSFET gate failure, or a gate stuck high or stuck low voltage condition. This is done by using the V_{GS} monitors to measure the gate voltage after the end of the t_{DRIVE} time. If the gate voltage has not reached the proper threshold, the gate driver will report the corresponding fault condition. To ensure a false fault is not detected, a t_{DRIVE} time should be selected that is longer than the time required to charge or discharge the MOSFET gate. The t_{DRIVE} time does not impact the PWM minimum duration and will terminate early if another PWM command is received.



Figure 7-25. TDRIVE Turn On / Off

7.4.5.2.4.1 t_{DRIVE} Calculation Example

The driver gate to source monitor timeout (t_{DRIVE}) should be configured to allow sufficient time for the external MOSFETs to charge and discharge for the selected I_{DRIVE} gate current. By default, the setting is 8us which is sufficient for many systems. The determine an appropriate t_{DRIVE} value, Equation 1 can be utilized.

$$t_{DRIVE} > Q_{G\_TOT} / I_{DRIVE} \quad (1)$$

Using the input design parameters as an example, we can calculate the approximate values for t_{DRIVE}.

$$t_{DRIVE} > 30\ nC / 6\ mA = 5\ us \quad (2)$$

Based on these calculations a value of 8 us was chosen for t_{DRIVE}.

7.4.5.2.5 Propagation Delay Reduction (PDR)

Propagation delay reduction (PDR) control has two primary functions, a pre-charge propagation delay reduction function and a post-charge acceleration function. The PDR control function is only available in the Section 7.4.4.1 PWM mode.

The propagation delay reduction (PDR) primary goal is to reduce the turn on and turn off delay of the external MOSFET by using dynamic pre-charge and pre-discharge currents before the MOSFET Q_{GD} miller region. This can enable the driver to achieve higher and lower duty cycle resolution while still meeting difficult EMI requirements.

The post-charge acceleration function allows for the MOSFET to more quickly reach its low resistive or off state to minimize power losses by increasing the post-charge and post-discharge gate current after the MOSFET Q_{GD} miller region.

An example of the MOSFET pre-charge and post-charge current profiles are shown in . The same control loop is repeated for the MOSFET pre-discharge and post-discharge as shown in PDR Charge Profile and PDR Discharge Profile. Several examples of the full control loop in different PWM and motor cases are shown in HS Drive PWM Turn On/Off Example and LS Drive PWM Turn On/Off Example.



Figure 7-26. PDR Charge Profile



Figure 7-27. PDR Discharge Profile

7.4.5.2.6 PDR Pre-Charge/Pre-Discharge Control Loop Operation Details

The PDR pre-charge/pre-discharge control loop operates to achieve a user configured turn on and turn off propagation delay (T_DON_DOFF_x) by dynamically adjusting the driver pre-charge (I_{PRE_CHR}) and pre-discharge (I_{PRE_DCHR}) current levels through a proportional gain error controller (KP_PDR_x). The error controller measures the difference in the measured propagation delays (t_{ON}, t_{OFF}) compared to the configured propagation delay (T_DON_DOFF_x) and updates the pre-charge current level for the next switching cycle. The control loop can be operated with the default configuration settings of the device, but full flexibility is provided to configure the timing parameters, initial current levels, error controller strength, and other settings.

7.4.5.2.6.1 PDR Pre-Charge/Pre-Discharge Setup

- Enable the PDR control loop. EN_PDR_x register setting.
- Set the active PWM half-bridge. SET_AGD_x register setting. Note: The advance driver control settings are shared between each half-bridge pair (1 and 2).
- Set the target t_{ON} and t_{OFF} propagation delay. T_DON_DOFF_x register setting. It is recommended to maintain a value greater than 700 ns to accommodate driver and system delays.
- **Optional Configuration Options:**
  - Adjust initial current values. PRE_CHR_INIT_x, PRE_DCHR_INIT_x register settings.

ADVANCE INFORMATION

- Adjust pre-charge and pre-discharge time duration. T_PRE_CHR_x, T_PRE_DCHR_x register settings.
- Adjust the proportional gain controller strength. KP_PDR_x register setting.
- Adjust the maximum current level threshold. PRE_MAX_x register settings.

7.4.5.2.7 PDR Post-Charge/Post-Discharge Control Loop Operation Details

The PDR post charge/post-discharge control loop operates by increasing the driver gate current after the MOSFET switching region. This is done by measuring the switch-node voltage (V_{SHx}) and then increasing gate current after crossing the proper threshold. The control loop can be operated with the default configuration settings of the device, but full flexibility is provided to configure the timing parameters, controller strength, and other settings.

7.4.5.2.7.1 PDR Post-Charge/Post-Discharge Setup

- Enable the post-charge/post-discharge control loop. KP_PST register setting.
- **Optional Configuration Options:**
  - Add additional delay before post-charge/post-discharge starts. EN_PST_DLY register setting.
  - Adjust the proportional gain controller strength. KP_PST register setting.

7.4.5.2.8 Detecting Drive and Freewheel MOSFET

By default, the PDR loop automatically detects which MOSFET is the drive MOSFET and which MOSFET is the freewheel MOSFET by determining the polarity of the current out of the half-bridge. This is done by measuring the half-bridge V_{SHx} voltage during the dead-time period to determine if the high-side or low-side body diode is conducting. If the current polarity cannot be determined it is assumed that the configured MOSFET through IDIR_MAN_SEL is the drive MOSFET. The automatic freewheel detection can be disabled with the IDIR_MAN bit in register GD_AGD_CNFG. In the manual freewheel modes, the PDR loop relies on the IDIR_MAN_SEL bit in register GD_STC_CNFG to determine which MOSFET is the drive MOSFET and which MOSFET is the freewheel MOSFET. If IDIR_MAN_SEL = 0b, the high-side MOSFET is the drive MOSFET and the low-side MOSFET is the freewheel MOSFET. If IDIR_MAN_SEL = 1b, the low-side MOSFET is the drive MOSFET and high-side MOSFET is the freewheel MOSFET.

HS Drive PWM Turn On/Off Example shows the high-side MOSFET (HS1) controlling the V_{SHx} switch-node voltage transition and the low-side MOSFET (LS1) acting as the freewheeling MOSFET.



Figure 7-28. HS Drive PWM Turn On / Off Example

LS Drive PWM Turn On/Off Example shows the low-side MOSFET (LS2) controlling the V_{SHx} switch-node voltage transition and the high-side MOSFET (HS2) acting as the freewheeling MOSFET.



Figure 7-29. LS Drive PWM Turn On / Off Example

7.4.5.2.9 Automatic Duty Cycle Compensation (DCC)

The automatic duty cycle compensation (DCC) smart gate driver feature is a function to match the turn on and turn off signals in order to reduce duty cycle distortion that occurs due to different delays in the turn on and turn off sequences. The difference in turn on and turn off delay is introduced by a dependancy on whether the freewheeling MOSFET must be charged or discharged before the V_{SHx} slew can occur. If the freewheeling MOSFET charges or discharges before the drive MOSFET this can introduce a mismatch causing duty cycle distortion. The DCC control loop adds an additional delay to match both the turn on and turn off delays. This function can be utilized in the standard drive modes or in combination with the PDR or STC control modes.

ADVANCE INFORMATION

The DCC function is enabled through the EN_DCC bits. Set the active half-bridge that will receive PWM control through the SET_AGD bits.

7.4.5.2.10 Closed Loop Slew Time Control (STC)

The slew time control (STC) loop provides the device the ability to configure a specific slew rise and fall time for the output switch-node. The device will adjust the gate drive output current (I_{DRVP} and I_{DRVN}) to meet the desired target settings. This function can be utilized in the standard drive modes or in combination with the PDR or DCC control modes.

7.4.5.2.10.1 STC Control Loop Setup

- Enable the STC control loop. EN_STC register setting
- Set the active PWM half-bridge. SET_AGD register setting. Note: The advance driver control settings are shared between each half-bridge pair.
- Set the target t_{RISE} and t_{FALL} time. T_RISE_FALL register setting.
- **Optional Configuration Options:**
- Adjust the proportional gain controller strength. KP_STC register setting.

7.4.5.3 Tripler (Double-Stage) Charge Pump

The high-side gate drive voltage for the external MOSFET is generated using a tripler (dual-stage) charge pump that operates from the PVDD voltage supply input. The charge pump allows the high-side and low-side gate drivers to properly bias the external N-channel MOSFETs with respect to its source voltage across a wide input supply voltage range. The charge pump output is regulated (VVCP) to maintain a fixed voltage respect to VPVDD. The charge pump is continuously monitored for an undervoltage (VCP_UV) event to prevent under driven MOSFET conditions or in case of a short circuit condition.

The charge pump provides several configuration options. By default the charge pump will automatically switch between tripler (dual-stage) mode and doubler (single-stage) mode after the PVDD pin voltage crosses the VCP_SO threshold in order to reduce power dissipation. The charge pump can also be configured to always remain in tripler or doubler mode through the SPI register setting CP_MODE.

The charge pumps requires a low ESR, 1-µF, 16-V ceramic capacitor (X7R recommended) between the PVDD and VCP pins to act as the storage capacitor. Additionally, a low ESR, 100-nF, PVDD-rated ceramic capacitor (X7R recommended) is required between the CP1H to CP1L and CP2H to CP2L pins to act as the flying capacitors.

Note

Since the charge pump is regulated to the PVDD pin, it should be ensured that the voltage difference between the PVDD pin and MOSFET power supply is limited to a threshold that allows for proper VGS of the external MOSFET during switching operation.

7.4.5.4 Wide Common Mode Differential Current Shunt Amplifier

The device integrates a high-performance, wide common-mode, bidirectional, current-shunt amplifiers for current measurements using shunt resistors in the external half-bridges. Current measurements are commonly used to implement overcurrent protection, external torque control, or commutation with an external controller. Due to the high common-mode range of the shunt amplifier, it can support low-side, high-side, or inline shunt configurations. The current shunt amplifiers include features such as programmable gain, unidirectional and bidirectional support, output blanking, and a programmable internal voltage reference to set a mid point bias voltage for the amplifier output. A simplified block diagram is shown in Figure 7-30. SP should connect to the positive terminal of the shunt resistor and SN should connect to the negative terminal of the shunt resistor. If the amplifiers are not utilized, the SN, SP inputs can be tied to PCB GND and the SO output left floating.

Note

It should be noted that in high-side sense configuration there exists a leakage path of approximately 600kΩ to GND when nSLEEP = 0V.

ADVANCE INFORMATION



Figure 7-30. Amplifier Simplified Block Diagram

A detailed block diagram is shown in . The wide common mode amplifier is implemented with a two stage differential architecture. The 1st differential stage supports a wide common mode input, differential output, and has a fixed gain, G = 2. The 2nd differential stage supports a variable gain adjustment, G = 5, 10, 20, or 40. The total gain of the two stages will be G = 10, 20, 40, or 80.

The internal reference voltage goes to a divider network, a buffer, and then sets the output voltage bias for the differential amplifier. The gain is configured through the register setting CSA_GAIN and the reference division ratio through CSA_DIV.



Figure 7-31. Amplifier Detailed Block Diagram

Lastly, the amplifier has an output blanking switch. The output switch can be used to disconnect the amplifier output during PWM switching to reduce output noise (blanking). The blanking circuit can be set to trigger on the active half-bridge through the CSA_BLK_SEL register setting. The blanking period can be configured through the CSA_BLK register setting. If the gate drivers are transitioning between high-side and low-side FET turn on and turn off or vice versa, the blanking time will extend through the dead-time window to avoid amplifier signal noise if the output swings or noise couples during the dead-time period. An output hold up capacitor is recommended to stabilize the amplifier output when it is disconnected during blanking. Typically this capacitor

ADVANCE INFORMATION

should be after a series resistor in a RC filter configuration to limit direct capacitance seen directly at the amplifier output. An example of the blanking function is shown in Figure 7-32.



Figure 7-32. Amplifier Blanking Example

7.4.5.5 Gate Driver Protection Circuits

7.4.5.5.1 MOSFET V_{DS} Overcurrent Protection (VDS_OCP)

If the voltage across the V_{DS} overcurrent comparator exceeds the V_{DS_LVL} for longer than the t_{DS_DG} time, a V_{DS} overcurrent condition is detected. The voltage threshold and deglitch time can be adjusted through the or and VDS_DG register settings.

The V_{DS} overcurrent monitor can respond and recover in four different modes set through the VDS_MODE register setting.

- **Latched Fault Mode:** After detecting the overcurrent event, the gate driver pull downs are enabled and FAULT register bit, and associated VDS register bit are asserted. After the overcurrent event is removed, the fault state remains latched until CLR_FLT is issued.
- **Cycle by Cycle Mode:** After detecting the overcurrent event, the gate driver pull downs are enabled and FAULT register bit, and associated VDS_XX register bit are asserted. The next PWM input will clear the FAULT register bit and reenable the driver automatically. The associated VDS_XX register bit will remain asserted until CLR_FLT is issued.
- **Warning Report Only Mode:** The overcurrent event is reported in the WARN and associated VDS_XX register bits. The device will not take any action. The warning remains latched until CLR_FLT is issued.
- **Disabled Mode:** The V_{DS} overcurrent monitors are disabled and will not respond or report.

When a V_{DS} overcurrent fault occurs, the gate pull down current can be configured in order to increase or decrease the time to disable the external MOSFET. This can help to avoid a slow-turn off during high-current short circuit conditions. This setting is configure through the VDS_IDRVN register setting.

7.4.5.5.2 Gate Driver Fault (VGS_GDF)

If the V_{GS} voltage does not cross the the V_{GS_LVL} comparator level for longer than the t_{DRIVE} time, a V_{GS} gate fault condition is detected .

The V_{GS} gate fault monitor can respond and recover in four different modes set through the VGS_MODE register setting.

- **Latched Fault Mode:** After detecting the gate fault event, the gate driver pull downs are enabled and FAULT register bit, and associated VGS register bit asserted. After the gate fault event is removed, the fault state remains latched until CLR_FLT is issued.
- **Cycle by Cycle Mode:** After detecting the gate fault event, the gate driver pull downs are enabled and FAULT register bit, GD and associated VGS_XX register bit asserted. The next PWM input will clear the

FAULT register bit and reenable the driver automatically. The VGS_XX and GD bits will remain asserted until CLR_FLT is issued.

- **Warning Report Only Mode:** The overcurrent event is reported in the WARN and associated VGS_XX register bits. The device will not take any action. The warning remains latched until CLR_FLT is issued.
- **Disabled Mode:** The V_{GS} gate fault monitors are disabled and will not respond or report.

7.4.5.5.3 Offline Short Circuit and Open Load Detection (OOL and OSC)

The device provides the necessary hardware to conduct offline short circuit and open load diagnostics of the external power MOSFETs and load. This is accomplished by an integrated pull up and pull down current source on the SHx pin which connect to the external half-bridge switch-node. The offline diagnostics are controlled by the associated register bit EN_OLSC. First, the offline diagnostic mode needs to be enabled through the EN_OLSC register setting. Then the individual current sources can be enabled through the PD_SHx and PU_SHx register settings.

The voltage on the SHx pin will be continuously monitored through the internal V_{DS} comparators. During the diagnostic state the V_{DS} comparators will report the real-time voltage feedback on the SHx pin node in the SPI registers in the associated VDS_XX register status bit. When in the V_{DS} comparators are in diagnostic mode, the global GD SPI register bits will not report faults or warnings.

Before enabling the offline diagnostics it is recommended to place the external MOSFET half-bridges in the disabled state through the EN_GD register setting. Additionally, the V_{DS} comparator threshold (or) should be adjusted to 1-V or greater to ensure enough headroom for the internal blocking diode forward voltage drop.



Figure 7-33. Offline Diagnostics

Note

The V_{DS} comparators will start real-time voltage feedback immediately after EN_OLSC is set. Feedback should be ignored until the proper pull up and pull down configuration is set.

7.4.6 Sense Output (IPROPI)

The device features an output for current sensing, voltage node monitoring, and die temperature on the IPROPI pin. This information can be used for status or regulation of loads (on OUTx), check die temperature, or to provide local motor voltage. These integrated features eliminate the need for multiple external sense resistors or sense circuitry, reducing system size, cost and complexity.

The load currents are sensed by using a shunt-less high-side current mirror topology. The output is a fixed ratio of the instantaneous current of the enabled driver (OUTx). The signal at the output IPROPI is blanked for

ADVANCE INFORMATION

t_{IPROPI_BLK}after switching on the driver to allow time for the circuitry to settle. Bit IPROPI_SEL defines which of the outputs is multiplexed to the IPROPI pin, the control values shown in the table below:

Table 7-45. IPROPI_SEL Options

IPROPI_SEL	Output
00000b	No output
00001b	OUT1 Current Sense
00010b	OUT2 Current Sense
00011b	OUT3 Current Sense
00100b	OUT4 Current Sense
00101b	OUT5 Current Sense
00110b	OUT6 Current Sense
00111b	OUT7 Current Sense
01000b	OUT8 Current Sense
01001b	OUT9 Current Sense
01010b	OUT10 Current Sense
01011b	OUT11 Current Sense
01100b	OUT12 Current Sense
01101b	RSVD
01110b	RSVD
01111b	RSVD
10000b	PVDD Output voltage
10001b	Thermal Cluster 1
10010	Thermal Cluster 2
10011	Thermal Cluster 3
10100	Thermal Cluster 4

Since the IPROPI pin is a multi-purpose pin which can also be used as second PWM pin control input option for half-bridges, the IPROPI/PWM2 pin mode is controlled with bit IPROPI_MODE in register IC_CTRL.

The diagram below shows the simple block diagram for the selectable IPROPI output:



Figure 7-34. IPROPI Output Circuit

For current output, the IPROPI output analog current is scaled by A_{IPROPI} as follows:

$$I_{IPROPI} = I_{OUTX} / A_{IPROPI} \quad (3)$$

For voltage output of PVDD, the voltage is scaled down by a factor of 32 from a range of 4.5V to 40V. The PVDD voltage output is as follows:

$V_{IPROPI} = V_{PVDD} / 32$

ADVANCE INFORMATION

For example:

- IPROPI_SEL is selected for PVDD
- PVDD is 13.5V
- V_{IPROPI} = 0.422V

The IPROPI output can also provide analog voltage representation of any single of the four thermal cluster temperature. This is intended for use in testing and evaluation, but not during device run-time.

For voltage conversion of thermal cluster temperature output reading, the voltage is scaled according to the temperature range -40°C to 185°C and output voltage range of 0V to 3V. The voltage read out :

V_{IPROPI} = A + B*Cluster Temperature

where A is offset roughly equal to 980mV, and B is slope of 2mV/°C.

When the cluster temperature is -40°C, the IPROPI output voltage will be 980mV. At 185°C the IPROPI voltage will be 1.35V.

The IPROPI pin must be connected to an external resistor (R_{IPROPI}) to ground in order to generate proportional voltage V_{IPROPI}. This allows for the load current to be measured as a voltage-drop across the R_{IPROPI} resistor in the application so that the full range of the controller ADC is utilized.

When the output is switched off, the current monitor output is in high impedance mode. The IPROPI output also has an optional sample and hold circuit that can be enabled with bit IPROPI_SH_EN in register HB_OUT_CNFG1.

7.4.7 Protection Circuits

7.4.7.1 Fault Reset (CLR_FLT)

The DRV8000-Q1 provides a specific sequence to clear fault conditions from the driver and resume operation. This function is provided through the CLR_FLT register bit. To clear fault reporting the CLR_FLT register bit must be asserted after the fault condition is removed. After being asserted, the driver will clear the fault and reset the CLR_FLT register bit.

7.4.7.2 DVDD Logic Supply Power on Reset (DVDD_POR)

If at any time the input logic supply voltage on the DVDD pin falls below the V_{DVDD_POR} threshold for longer than the $t_{DVDD\_POR\_DG}$ time or the nSLEEP pin is asserted low, the device enter its inactive state disabling the gate drivers, charge pump, and protection monitors. Normal operation resumes when the DVDD undervoltage condition is removed or the nSLEEP pin is asserted high. After a DVDD power on reset (POR), the POR register bit is asserted until CLR_FLT is issued.

7.4.7.3 PVDD Supply Undervoltage Monitor (PVDD_UV)

If at any time the power supply voltage on the PVDD pin falls below the V_{PVDD_UV} threshold for longer than the $t_{PVDD\_UV\_DG}$ time, the DRV8000-Q1 detects a PVDD undervoltage condition. After detecting the undervoltage condition, the gate driver pull downs are enabled, charge pump disabled, FAULT register bit, and PVDD_UV register bit are asserted.

The PVDD undervoltage monitor can recover in two different modes set through the PVDD_UV_MODE register setting.

- **Latched Fault Mode:** After the undervoltage condition is removed, the fault state remains latched and charge pump disabled until CLR_FLT is issued.
- **Automatic Recovery Mode:** After the undervoltage condition is removed, the FAULT register bit is automatically cleared and the charge pump automatically reenabled. The PVDD_UV register bit remains latched until CLR_FLT is issued.

7.4.7.4 PVDD Supply Overvoltage Monitor (PVDD_OV)

If the power supply voltage on the PVDD pin exceeds the V_{PVDD_OV} threshold for longer than the $t_{PVDD\_OV\_DG}$ time, the DRV8000-Q1 detects a PVDD overvoltage condition and action is taken according to

ADVANCE INFORMATION

the PVDD_OV_MODE register setting. The overvoltage threshold and deglitch time can be adjusted through the PVDD_OV_LVL and PVDD_OV_DG register settings.

The PVDD overvoltage monitor can respond and recover in four different modes set through the PVDD_OV_MODE register setting.

- **Latched Fault Mode:** After detecting the overvoltage condition, the gate driver pull downs are enabled and FAULT register bit, and PVDD_OV register bit are asserted. After the overvoltage condition is removed, the fault state remains latched until CLR_FLT is issued.
- **Automatic Recovery Mode:** After detecting the overvoltage condition, the gate driver pull downs are enabled and FAULT register bit, and PVDD_OV register bit asserted. After the overvoltage condition is removed, the FAULT register bit is automatically cleared and the driver automatically reenabled. The PVDD_OV register bit remains latched until CLR_FLT is issued.
- **Warning Report Only Mode:** The PVDD overvoltage condition is reported in the WARN and PVDD_OV register bits. The device will not take any action. The warning remains latched until CLR_FLT is issued.
- **Disabled Mode:** The PVDD overvoltage monitor is disabled and will not respond or report.

7.4.7.5 VCP Charge Pump Undervoltage Lockout (VCP_UV)

If at any time the voltage on the VCP pin falls below the V_{VCP_UV} threshold for longer than the $t_{VCP\_UV\_DG}$ time, the DRV8000-Q1 detects a VCP undervoltage condition. After detecting the undervoltage condition, the gate driver pull downs are enabled and FAULT register bit, and VCP_UV register bit is asserted. The undervoltage threshold can be adjusted through the VCP_UV_LVL register setting.

The VCP undervoltage monitor can recover in two different modes set through the VCP_UV_MODE register setting.

- **Latched Fault Mode:** Additionally the charge pump is disabled in latched fault mode. After the undervoltage condition is removed, the fault state remains latched and charge pump disabled until CLR_FLT is issued.
- **Automatic Recovery Mode:** After the undervoltage condition is removed, the FAULT register bit is automatically cleared and the driver automatically reenabled. The VCP_UV register bit remains latched until CLR_FLT is issued.

7.4.7.6 Thermal Clusters

As there are multiple drivers and types of drivers on this device, there are multiple dedicated thermal sensors located on chip to monitor key block temperatures on the chip itself. Each of these sensors, called thermal clusters, measure local die temperature for specific device blocks. These measurements can be converted to a voltage for output on IPROPI pin, used to trigger temperature warnings or to shutdown a specific cluster which is exceeding acceptable temperature range or the entire device.

The device response to thermal cluster warnings can be configured with bit OTSD_MODE in the IC_CNFG1 register:

- Default mode (OTSD_MODE = 0b): if any cluster reaches thermal shutdown threshold for longer than t_{OTSD_DG}, the entire device is shutoff.
- Cluster mode (OTSD_MODE = 1b): if a cluster reaches thermal shutdown threshold for longer than t_{OTSD_DG}, only that cluster is shutoff.

There are four zones defined with thermal clusters, shown in the table and diagram below:



Figure 7-35. Thermal Sensor Zones

Table 7-46. Thermal Cluster Locations

Thermal Cluster 1	Thermal Cluster 2	Thermal Cluster 3	Thermal Cluster 4
Half-bridges OUT5, OUT1 and OUT2	Half-bridges OUT3, OUT4 and OUT6	All high-side drivers	Global and remaining drivers

For each zone, there are comparator-based warnings for two temperature points, 115° for low and 140°C for high. Bit ZONEX_OTW_X (L or H) is latched in register IC_STAT2. Each warning can be individually disabled with bit ZONEX_OTW_X_DIS in register IC_CNFG2. If overtemperature shutdown occurs, ZONEX_OTSD bit is latched in register IC_STAT2.

7.4.7.7 Watchdog Timer

The device integrates a programmable window type SPI watchdog timer to verify that the external controller is operating and the SPI bus integrity is monitored. The SPI watchdog timer can be enabled by through the WD_EN SPI register bit. The watchdog timer is disabled by default. When the watchdog timer is enabled, an internal timer starts to count up. The watch dog timer is reset by inverting the WD_RST SPI register. This WD_RST must be issued between the lower window time and the upper window time. If a watchdog timer fault is detected, the device response can be configured to either report only a warning or report a fault and disable all drivers. The watch dog fault can be cleared with a CLR_FLT command. If the watchdog is set to disable all drivers, the drivers will be reenabled after a CLR_FLT command is sent to remove the watchdog fault condition.

ADVANCE INFORMATION

7.4.7.8 Fault Detection and Response Summary Table

Table 7-47. Fault Detection and Response Summary

NAME	CONDITION	SPI BIT	MODE	DIGITAL CORE	CHARGE PUMP	DRIVERS	CURRENT SENSE	RESPONSE
Disable Gate Driver	DRVOFF = High or EN_GD = 0b	n/a	n/a	Active	Active	Pull Down	Active	n/a
SPI Clock Fault	Invalid SPI Clock Frame	SCLK_FLT	Latched	Active	Active	Active	Active	SPI_ERR, SPI, Reject Frame
DVDD Power-on-Reset	DVDD < V_{DVDD_POR}	POR	n/a	Reset	Disabled	Semi-Active Pull Down	Disabled	SPI
PVDD Undervoltage	PVDD < V_{PVDD_UV}	PVDD_UV	Latched	Active	Disabled	Semi-Active Pull Down	Disabled	SPI
			Automatic	Active	Disabled	Semi-Active Pull Down	Disabled	SPI
PVDD Overvoltage	PVDD > V_{PVDD_OV}	PVDD_OV	Latched	Active	Active	Pull Down	Active	SPI
		PVDD_OV	Automatic	Active	Active	Pull Down	Active	SPI
		PVDD_OV	Warning	Active	Active	Active	Active	WARN, SPI
		n/a	Disabled	Active	Active	Active	Active	n/a
VCP Undervoltage	VCP < V_{VCP_UV}	VCP_UV	Latched	Active	Disabled	Semi-Active Pull Down	Disabled	SPI
			Automatic	Active	Active	Semi-Active Pull Down	Disabled	SPI
VDS Overcurrent	VDS > V_{VDS_LVL}	GD, VDS_X	Latched	Active	Active	I_{VDS_IDRVN} Pull Down	Active	SPI
			Cycle	Active	Active	I_{VDS_IDRVN} Pull Down	Active	SPI
			Warning	Active	Active	Active	Active	WARN, SPI
			Disabled	Active	Active	Active	Active	n/a
VGS Gate Fault	VGS > V_{VGS_LVL}	GD, VGS_X	Latched	Active	Active	Pull Down	Active	SPI
			Cycle	Active	Active	Pull Down	Active	SPI
			Warning	Active	Active	Active	Active	WARN, SPI
			Disabled	Active	Active	Active	Active	n/a
Offline Open Load	n/a	VDS_X	MCU	Active	Active	Pull Down	Active	SPI
Offline Short Circuit	n/a	VDS_X	MCU	Active	Active	Pull Down	Active	SPI
Half-bridge Overcurrent Fault (OUT1-OUT6)	I_{OUTx} > I_{OCPx}	HB, OUTx_HS_OCP, OUTx_LS_OCP	Latched	Active	Active	Affected driver Hi-Z	Active	SPI
Half-bridge active open load Fault (OUT1-OUT6)	I_{OUTx} < I_{OLP_OUTx}	HB, OUTx_OLA	Latched	Active	Active	Active	Active	WARN
Half-bridge passive open load Fault (OUT1-OUT6)	I_{OUTx} < I_{OLP_OUTx}	HB, HB_OLP_STAT	Live	Active	Active	n/a	Active	WARN

Table 7-47. Fault Detection and Response Summary (continued)

NAME	CONDITION	SPI BIT	MODE	DIGITAL CORE	CHARGE PUMP	DRIVERS	CURRENT SENSE	RESPONSE
High-side Driver overcurrent Fault (OUT7-OUT12)	$I_{OUTx} > I_{OCPx}$	HS, OUTx_OCP	Latched	Active	Active	Affected driver Hi-Z	Active	SPI
High-side Driver OUT7 ITRIP	$I_{OUT7} > I_{OC7}$	ITRIP, OUT7_ITRIP_STAT	Warning	Active	Active	n/a	Active	WARN
	$t_{OUT7\_ITRIP} > t_{OUT7\_ITRIP\_TO}$	HS, ITRIP, OUT7_ITRIP_TO, OUT7_ITRIP_STAT	Latched	Active	Active	OUT7 Hi-Z after timeout	Active	SPI
	$I_{OUT7} > I_{OC7}$	ITRIP, OUT7_ITRIP_STAT	Warning	Active	Active	OUT7 ITRIP regulation indefinite	Active	WARN
	$t_{OUT7\_ITRIP} > t_{OUT7\_ITRIP\_TO}$	ITRIP, OUT7_ITRIP_TO, OUT7_ITRIP_STAT	Warning	Active	Active	OUT7 ITRIP regulation disabled;	Active	WARN
High-side Driver open load Fault (OUT7-OUT12)	$I_{OUTx} < I_{OCPx}$	HS, OUTx_OLP	Warning	Active	Active	Active	Active	WARN
ECFB Overvoltage	$V_{ECFB}>V_{ECFB\_OV}$	EC_HEAT, ECFB_OV	Disabled	Active	Active	n/a	Active	n/a
	$V_{ECFB}>V_{ECFB\_OV}$	EC_HEAT, ECFB_OV	Latched	Active	Active	n/a	Active	SPI
	$V_{ECFB}>V_{ECFB\_OV}$	EC_HEAT, ECFB_OV	Latched	Active	Active	ECDRV pulled down, ECFB LS FET Hi-Z	Active	SPI
ECFB Undervoltage	$V_{ECFB}>V_{ECFB\_UV}$	EC_HEAT, ECFB_UV	Disabled	Active	Active	n/a	Active	n/a
	$V_{ECFB}>V_{ECFB\_UV}$	EC_HEAT, ECFB_UV	Latched	Active	Active	n/a	Active	SPI
	$V_{ECFB}>V_{ECFB\_UV}$	EC_HEAT, ECFB_UV	Latched	Active	Active	ECDRV pulled down, ECFB LS FET Hi-Z	Active	SPI
ECFB Above Target Voltage	$V_{ECFB}>V_{EC\_V\_TAR}$	EC_HEAT, ECFB_HI	Live	Active	Active	n/a	Active	WARN
ECFB Below Target Voltage	$V_{ECFB}<V_{EC\_V\_TAR}$	EC_HEAT, ECFB_LO	Live	Active	Active	n/a	Active	WARN
ECFB Overcurrent (discharge)	$I_{ECFB}>I_{ECFB\_OC}$	EC_HEAT, ECFB_OC	Latched	Active	Active	ECFB Hi-Z	Active	SPI
ECFB Open load (discharge)	$I_{ECFB}<I_{OL\_ECFB\_LS}$	EC_HEAT, ECFB_OL	Latched	Active	Active	n/a	Active	WARN, SPI

ADVANCE INFORMATION

Table 7-47. Fault Detection and Response Summary (continued)

NAME	CONDITION	SPI BIT	MODE	DIGITAL CORE	CHARGE PUMP	DRIVERS	CURRENT SENSE	RESPONSE
ECFB Open load (active/ charge, OUT11 independent mode, ECDRV_OL_ EN enabled)	V_{ECFB}> V_{ECFB_OV}	EC_HEAT, ECFB_OL, ECFB_OV	Latched	Active	Active	n/a	Active	WARN, SPI
Heater VDS Overcurrent Fault	V_{HEAT_VDS} > $V_{HEAT\_VDS\_LVL}$	EC_HEAT, HEAT_VDS	Latched	Active	Active	Pull down	Active	SPI
			Cycle	Active	Active	Pull Down	Active	SPI
			Warning	Active	Active	Active	Active	WARN, SPI
			Disabled	Active	Active	Active	Active	n/a
Heater VDS Open load Fault	V_{SH_HS} > V_{OL_HEAT}	EC_HEAT, HEAT_OL	Latched	Active	Active	Pull down	Active	SPI
Zone X Thermal Warning	T_J > T_{OTW_X}	OTW, ZONEx_OTW _X	Automatic	Active	Active	Active	Active	WARN, SPI
Zone X Thermal Shutdown	T_J > T_{OTSD}	OTSD, ZONEx_OTS D	Latched	Active	Disabled	Semi-Active Pull Down, Hi-Z	Disabled	SPI
Watchdog	Invalid Access or Expiration	WD_FLT	Warning	Active	Active	Active	Active	WARN, SPI
			Latched Fault	Active	Active	Pull Down	Active	SPI

7.5 Programming

7.5.1 SPI Interface

An SPI bus is used to set device configurations, operating parameters, and read out diagnostic information on the DRV8000-Q1 device. The SPI operates in slave mode and connects to a master controller. The SPI input data (SDI) word consists of a 24 bit word, with an 8 bit command and 16 bits of data. The SPI output data (SDO) word for read commands consists of the fault status indication bits and then the register data being accessed for read commands. The SDO word for write commands consists of the command data followed by the existing data in the register being written to. The data sequence between the MCU and the SPI slave driver is shown in Figure 7-36.



Figure 7-36. SPI Data Frame

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.

- The nSCS pin should be pulled high between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data is captured on the falling edge of SCLK and data is propagated on the rising edge of SCLK.
- The most significant bit (MSB) is shifted in and out first.
- A full 24 SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is less than or more than 24 bits, a frame error (SCLK_FLT) occurs and the data word is ignored.
- For a write command, following the 16-bit command data, the existing data in the register being written to is shifted out on the SDO pin starting with fault status byte then 16-bit data .



Figure 7-37. SPI Slave Timing Diagram

7.5.2 SPI Format

The SDI input data word is 24 bits long and consists of the following format:

- MSB bit indicates frame type (bit B23 = 0 for standard frame)
- 1 read or write bit, W (bit B22, write = 0, read = 1)
- 6 address bits, A (bits B21 through B16)
- 16 data bits, D (bits B15 through B0). For a read operation, these bits are typically set to null values, while for a write operation, these bits have the data value for the addressed register.

Table 7-48. SDI Input Data Word Format

		R/W	Address						Data														
Bit	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Data	0	W0	A5	A4	A3	A2	A1	A0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

The SDO output data word is 24 bits long and the first 8 bits makes up the IC status register. The report word is the content of the register being accessed.

For a write command (W0 = 0), the response word consists of the fault status indication bits followed by the existing data in the register being written to.

For a read command (W0 = 1), the response word consists of the fault status indications bits followed by the data currently in the register being read.

ADVANCE INFORMATION

Table 7-49. SDO Output Data Word Format

	IC Status								Report							
Bit	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8
									B7	B6	B5	B4	B3	B2	B1	B0
Data	1	1	FAULT	WARN	OV_UV	DRV	OTSD	SPI_ERR	D15	D14	D13	D12	D11	D10	D9	D8
									D7	D6	D5	D4	D3	D2	D1	D0

- FAULT - 'OR' of any device fault (global or driver)
- WARN - 'OR' of any device warnings
- OV_UV - 'OR' of PVDD overvoltage and undervoltage status
- DRV - 'OR' of any driver fault
- OTSD - Set when over temperature shutdown occurs
- SPI_ERR - Set when incorrect number of SCLKs received

7.5.3 Timing Diagrams



Figure 7-38. SPI Timing Diagram

ADVANCE INFORMATION

8 DRV8000-Q1 Register Map

DRV8000-Q1 Register Map lists the memory-mapped registers for the DRV8000-Q1. All register addresses not listed should be considered as reserved locations and the register contents should not be modified. Descriptions of reserved locations are provided for reference only. The device ID table summarizes the device IDs for DRV800x devices.

Table 8-1. Device ID Summary

Device	Device ID
DRV8000-Q1	Reg Address 0x8h, DEVICE_ID=0x01
DRV8001-Q1	Reg Address 0x8h, DEVICE_ID=0x11
DRV8002-Q1	Reg Address 0x8h, DEVICE_ID=0x01

Table 8-2. DRV8000-Q1 Register Map

Name	15	14	13	12	11	10	9	8	Type	Addr
	7	6	5	4	3	2	1	0		
IC_STAT1	SPI_OK	POR	FAULT	WARN	GD	HB	EC_HEAT	HS	R	00h
	PVDD_UV	PVDD_OV	VCP_UV	OTW	OTSD	WD_FLT	ITRIP	OUT7_ITRIP_TO		
IC_STAT2	PARITY	RSVD	SCLK_FLT	RSVD	ZONE4_OTSD	ZONE3_OTSD	ZONE2_OTSD	ZONE1_OTSD	R	01h
	ZONE4_OTW_H	ZONE3_OTW_H	ZONE2_OTW_H	ZONE1_OTW_H	ZONE4_OTW_L	ZONE3_OTW_L	ZONE2_OTW_L	ZONE1_OTW_L		
GD_STAT	DRVOFF_STAT	RSVD	STC_WARN_R	STC_WARN_F	PCHR_WARN	PDCHR_WARN	IDIR_WARN	IDIR	R	02h
	VGS_L2	VGS_H2	VGS_L1	VGS_H1	VDS_L2	VDS_H2	VDS_L1	VDS_H1		
HB_STAT1	RSVD		OUT6_LS_OCP	OUT5_LS_OCP	OUT4_LS_OCP	OUT3_LS_OCP	OUT2_LS_OCP	OUT1_LS_OCP	R	03h
	RSVD		OUT6_HS_OCP	OUT5_HS_OCP	OUT4_HS_OCP	OUT3_HS_OCP	OUT2_HS_OCP	OUT1_HS_OCP		
HB_STAT2	RSVD							HB_OLP_STAT	R	04h
	RSVD		OUT6_OLA	OUT5_OLA	OUT4_OLA	OUT3_OLA	OUT2_OLA	OUT1_OLA		
EC_HEAT_ITRIP_STAT	ECFB_UV	ECFB_OV	ECFB_HI	ECFB_LO	ECFB_OC	ECFB_OL	HEAT_OL	HEAT_VDS	R	05h
	OUT7_ITRIP_TO	OUT7_ITRIP_STAT	OUT6_ITRIP_STAT	OUT5_ITRIP_STAT	OUT4_ITRIP_STAT	OUT3_ITRIP_STAT	OUT2_ITRIP_STAT	OUT1_ITRIP_STAT		
HS_STAT	RSVD		OUT12_OLA	OUT11_OLA	OUT10_OLA	OUT9_OLA	OUT8_OLA	OUT7_OLA	R	06h
	RSVD		OUT12_OCP	OUT11_OCP	OUT10_OCP	OUT9_OCP	OUT8_OCP	OUT7_OCP		
SPARE_STAT1	RSVD								R	07h
SPARE_STAT2	RSVD								R	08h
	DEVICE_ID									
IC_CNFG1	OTSD_MODE	DIS_CP	PVDD_OV_MODE		PVDD_OV_DG		PVD_OV_LVL	VCP_UV_LVL	R/W	09h
	CP_MODE		VCP_UV_MODE	PVDD_UV_MODE	WD_EN	WD_FLT_M	WD_WIN	EN_SSC		
IC_CNFG2	RSVD								R/W	0Ah
	ZONE4_OTW_H_DIS	ZONE3_OTW_H_DIS	ZONE2_OTW_H_DIS	ZONE1_OTW_H_DIS	ZONE4_OTW_L_DIS	ZONE3_OTW_L_DIS	ZONE2_OTW_L_DIS	ZONE1_OTW_L_DIS		
GD_CNFG	RSVD		IDRV_LO1	IDRV_LO2	PU_SH_1	PD_SH_1	PU_SH_2	PD_SH_2	R/W	0Bh
	RSVD	IN2_MODE	IN1_MODE	BRG_FW	BRG_MODE		EN_OLSC	EN_GD		
GD_IDRV_CNFG	IDRVP_1				IDRVN_1				R/W	0Ch
	IDRVP_2				IDRVN_2					
GD_VGS_CNFG	RSVD				VGS_IND	VGS_TDEAD		RSVD	R/W	0Dh
	RSVD	VGS_TDRV			VGS_HS_DIS	VGS_LVL	VGS_MODE			
GD_VDS_CNFG	RSVD	VDS_IND	VDS_IDRVN		VDS_LVL_1				R/W	0Eh
	VDS_MODE		VDS_DG		VDS_LVL_2					
GD_CSA_CNFG	RSVD								R/W	0Fh
	CSA_BLK			CSA_BLK_SEL	CSA_GAIN		CSA_DIV	CSA_SH_EN		
GD_AGD_CNFG	RVSD	PDR_ERR	AGD_ISTRONG		AGD_THR		SET_AGD	FW_MAX	R/W	10h
	EN_DCC	IDIR_MAN	KP_PST		EN_PST_DLY	KP_PDR		EN_PDR		
GD_PDR_CNFG	PRE_MAX		T_DON_DOFF						R/W	11h
	T_PRE_CHR		T_PRE_DCHR		PRE_CHR_INIT		PRE_DCHR_INIT			
GD_STC_CNFG	RSVD							IDIR_MAN_SEL	R/W	12h
	T_RISE_FALL				STC_ERR	KP_STC		EN_STC		

ADVANCE INFORMATION

ADVANCE INFORMATION

Table 8-2. DRV8000-Q1 Register Map (continued)

Name	15	14	13	12	11	10	9	8	Type	Addr
	7	6	5	4	3	2	1	0		
GD_SPARE_CNFG1	RSVD								R/W	13h
HB_ITRIP_DG	RSVD				OUT6_ITRIP_DG		OUT5_ITRIP_DG		R/W	14h
	OUT4_ITRIP_DG		OUT3_ITRIP_DG		OUT2_ITRIP_DG		OUT1_ITRIP_DG			
HB_OUT_CNFG1	RSVD	NSR_OUT6_DIS	NSR_OUT5_DIS	NSR_OUT4_DIS	NSR_OUT3_DIS	NSR_OUT2_DIS	NSR_OUT1_DIS	IPROPI_SH_EN	R/W	15h
	RSVD		OUT6_CNFG			OUT5_CNFG				
HB_OUT_CNFG2	RSVD		OUT3_CNFG			OUT4_CNFG			R/W	16h
	RSVD		OUT2_CNFG			OUT1_CNFG				
HB_OCP_CNFG	RSVD				OUT6_OCP_DG		OUT5_OCP_DG		R/W	17h
	OUT4_OCP_DG		OUT3_OCP_DG		OUT2_OCP_DG		OUT1_OCP_DG			
HB_OL_CNFG1	RSVD		HB_OLP_CNFG		HB_OLP_SEL				R/W	18h
	RSVD		OUT6_OLA_EN	OUT5_OLA_EN	OUT4_OLA_EN	OUT3_OLA_EN	OUT2_OLA_EN	OUT1_OLA_EN		
HB_OL_CNFG2	RSVD								R/W	19h
	RSVD		OUT6_OLA_TH	OUT5_OLA_TH	OUT4_OLA_TH	OUT3_OLA_TH	OUT2_OLA_TH	OUT1_OLA_TH		
HB_SR_CNFG	RSVD				OUT6_SR		OUT5_SR		R/W	1Ah
	OUT4_SR		OUT3_SR		OUT2_SR		OUT1_SR			
HB_ITRIP_CNFG	OUT6_ITRIP_EN	OUT5_ITRIP_EN	OUT4_ITRIP_EN	OUT3_ITRIP_EN	OUT2_ITRIP_EN	OUT1_ITRIP_EN	OUT6_ITRIP_LVL		R/W	1Bh
	OUT5_ITRIP_LVL		OUT4_ITRIP_LVL		OUT3_ITRIP_LVL		OUT2_ITRIP_LVL	OUT1_ITRIP_LVL		
HB_ITRIP_FREQ	RSVD				OUT6_ITRIP_FREQ		OUT5_ITRIP_FREQ		R/W	1Ch
	OUT4_ITRIP_FREQ		OUT3_ITRIP_FREQ		OUT2_ITRIP_FREQ		OUT1_ITRIP_FREQ			
HS_HEAT_OUT_CNFG	HEAT_OUT_CNFG		RSVD		OUT12_CNFG		OUT11_CNFG		R/W	1Dh
	OUT10_CNFG		OUT9_CNFG		OUT8_CNFG		OUT7_CNFG			
HS_OC_CNFG	RSVD			OUT11_EC_MODE	RSVD				R/W	1Eh
	RSVD	RSVD	OUT12_OC_TH	OUT11_OC_TH	OUT10_OC_TH	OUT9_OC_TH	OUT8_OC_TH	OUT7_RDSON_MODE		
HS_OL_CNFG	RSVD	RSVD	OUT12_OLA_TH	OUT11_OLA_TH	OUT10_OLA_TH	OUT9_OLA_TH	OUT8_OLA_TH	OUT7_OLA_TH	R/W	1Fh
	RSVD	RSVD	OUT12_OLA_EN	OUT11_OLA_EN	OUT10_OLA_EN	OUT9_OLA_EN	OUT8_OLA_EN	OUT7_OLA_EN		
HS_REG_CNFG1	RSVD					OUT7_OCP_DIS	ITRIP_TO_SEL		R/W	20h
	OUT7_ITRIP_CNFG		OUT7_ITRIP_BLK		OUT7_ITRIP_FREQ		OUT7_ITRIP_DG			
HS_REG_CNFG2	RSVD	RSVD	OUT12_CCM_TO	OUT11_CCM_TO	OUT10_CCM_TO	OUT9_CCM_TO	OUT8_CCM_TO	OUT7_CCM_TO	R/W	21h
	RSVD	RSVD	OUT12_CCM_EN	OUT11_CCM_EN	OUT10_CCM_EN	OUT9_CCM_EN	OUT8_CCM_EN	OUT7_CCM_EN		
HS_PWM_FREQ_CNFG	RSVD		RSVD		PWM_OUT12_FREQ		PWM_OUT11_FREQ		R/W	22h
	PWM_OUT10_FREQ		PWM_OUT9_FREQ		PWM_OUT8_FREQ		PWM_OUT7_FREQ			
HEAT_CNFG	RSVD				HEAT_VDS_LVL				R/W	23h
	HEAT_VDS_MODE		HEAT_VDS_BLK		HEAT_VDS_DG		HEAT_OLP_EN	RSVD		
EC_CNFG	ECDRV_OL_EN	ECFB_UV_TH	RSVD		ECFB_UV_DG		ECFB_OV_DG		R/W	24h
	ECFB_UV_MODE		ECFB_OV_MODE		EC_FLT_MODE	ECFB_LS_PWM	EC_OLEN	ECFB_MAX		
HS_OCP_DG	RSVD				OUT12_OCP_DG		OUT11_OCP_DG		R/W	25h
	OUT10_OCP_DG		OUT9_OCP_DG		OUT8_OCP_DG		OUT7_OCP_DG			
SPARE_CNFG2	RSVD								R/W	26h
SPARE_CNFG3	RSVD								R/W	27h
SPARE_CNFG4	RSVD								R/W	28h
IC_CTRL	RSVD		IPROPI_MODE	IPROPI_SEL					R/W	29h
	CTRL_LOCK			CNFG_LOCK			WD_RST	CLR_FLT		
GD_HB_CTRL	S_HIZ2	S_HIZ1	S_IN2	S_IN1	OUT6_CTRL		OUT5_CTRL		R/W	2Ah
	OUT4_CTRL		OUT3_CTRL		OUT2_CTRL		OUT1_CTRL			
HS_EC_HEAT_CTRL	ECFB_LS_EN	EC_ON	EC_V_TAR						R/W	2Bh
	HEAT_EN	RSVD	OUT12_EN	OUT11_EN	OUT10_EN	OUT9_EN	OUT8_EN	OUT7_EN		
OUT7_PWM_DC	RSVD						OUT7_DC		R/W	2Ch
	OUT7_DC									

Table 8-2. DRV8000-Q1 Register Map (continued)

Name	15	14	13	12	11	10	9	8	Type	Addr
	7	6	5	4	3	2	1	0		
OUT8_PWM_DC	RSVD						OUT8_DC		R/W	2Dh
	OUT8_DC									
OUT9_PWM_DC	RSVD						OUT9_DC		R/W	2Eh
	OUT9_DC									
OUT10_PWM_DC	RSVD						OUT10_DC		R/W	2Fh
	OUT10_DC									
OUT11_PWM_DC	RSVD						OUT11_DC		R/W	30h
	OUT11_DC									
OUT12_PWM_DC	RSVD						OUT12_DC		R/W	31h
	OUT12_DC									

ADVANCE INFORMATION

9 DRV8000-Q1_STATUS Registers

Table 9-1 lists the memory-mapped registers for the DRV8000-Q1_STATUS registers. All register offset addresses not listed in Table 9-1 should be considered as reserved locations and the register contents should not be modified.

Table 9-1. DRV8000-Q1_STATUS Registers

Offset	Acronym	Register Name	Section
0h	IC_STAT1	Device status summary 1.	Section 9.1
1h	IC_STAT2	Device status summary 2.	Section 9.2
2h	GD_STAT	Gate driver status.	Section 9.3
3h	HB_STAT1	Half-bridge overcurrent status.	Section 9.4
4h	HB_STAT2	Half-bridge open-load status.	Section 9.5
5h	EC_HEAT_ITRIP_STAT	Electrochrome, Heater, and ITRIP status.	Section 9.6
6h	HS_STAT	High-side driver status.	Section 9.7
7h	SPARE_STAT1	Spare status 1.	Section 9.8
8h	SPARE_STAT2	Spare status 2.	Section 9.9

Complex bit access types are encoded to fit into small table cells. Table 9-2 shows the codes that are used for access types in this section.

Table 9-2. DRV8000-Q1_STATUS Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Default Value		
-n		Value after reset or the default value

9.1 IC_STAT1 Register (Offset = 0h) [Reset = C000h]

IC_STAT1 is shown in Table 9-3.

Return to the Summary Table.

Main device status register for driver, supply and over temperature fault status. Also includes watchdog and ITRIP regulation fault status.

Table 9-3. IC_STAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	SPI_OK	R	1h	Indicates if a SPI communications fault has been detected. 0b = One or multiple of SCLK_FLT in the prior frames. 1b = No SPI fault has been detected.
14	POR	R	1h	Indicates power-on-reset condition. 0b = No power-on-reset condition detected. 1b = Power-on reset condition detected.
13	FAULT	R	0h	General Fault indicator. Indicates a device or driver fault has occurred. 0b = No fault. 1b = Fault detected.
12	WARN	R	0h	General warning indicator. Indicates a warning is present. 0b = No warning. 1b = Warning is present.
11	GD	R	0h	Logic OR of VDS and VGS fault indicators for gate driver.
10	HB	R	0h	Logic OR of overcurrent and open load fault indicators for half-bridges.
9	EC_HEAT	R	0h	Logic OR of EC OV/UV, overcurrent, open load fault indicators for EC and heater.
8	HS	R	0h	Logic OR of overcurrent and open load fault indicators for high-side drivers.
7	PVDD_UV	R	0h	Indicates undervoltage fault on PVDD pin.
6	PVDD_OV	R	0h	Indicates overvoltage fault on PVDD pin.
5	VCP_UV	R	0h	Indicates undervoltage fault on VCP pin.
4	OTW	R	0h	Indicates overtemperature warning.
3	OTSD	R	0h	Indicates overtemperature shutdown
2	WD_FLT	R	0h	Indicates watchdog timer fault.
1	ITRIP	R	0h	Indicates ITRIP regulation warning when any OUTx entered ITRIP.
0	OUT7_ITRIP_TO	R	0h	Indicates OUT7 ITRIP timeout has occurred when set.

9.2 IC_STAT2 Register (Offset = 1h) [Reset = 0000h]

IC_STAT2 is shown in Table 9-4.

Return to the Summary Table.

Second device status register with SPI faults and specific thermal cluster fault/warning status.

Table 9-4. IC_STAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	SCLK_FLT	R	0h	Indicates SPI clock (frame) fault when the number of SCLK pulses in a transaction frame are not equal to 16. Reported on bit SPI_ERR.
12	RESERVED	R	0h	Reserved
11	ZONE4_OTSD	R	0h	Indicates overtemperature shutdown has occurred in zone 4.
10	ZONE3_OTSD	R	0h	Indicates overtemperature shutdown has occurred in zone 3.
9	ZONE2_OTSD	R	0h	Indicates overtemperature shutdown has occurred in zone 2.
8	ZONE1_OTSD	R	0h	Indicates overtemperature shutdown has occurred in zone 1.
7	ZONE4_OTW_H	R	0h	Indicates high temperature warning (above 125°C) has occurred in zone 4.
6	ZONE3_OTW_H	R	0h	Indicates high temperature warning (above 125°C) has occurred in zone 3.
5	ZONE2_OTW_H	R	0h	Indicates high temperature warning (above 125°C) has occurred in zone 2.
4	ZONE1_OTW_H	R	0h	Indicates high temperature warning (above 125°C) has occurred in zone 1.
3	ZONE4_OTW_L	R	0h	Indicates low temperature warning (above 105°C) has occurred in zone 4.
2	ZONE3_OTW_L	R	0h	Indicates low temperature warning (above 105°C) has occurred in zone 3.
1	ZONE2_OTW_L	R	0h	Indicates low temperature warning (above 105°C) has occurred in zone 2.
0	ZONE1_OTW_L	R	0h	Indicates low temperature warning (above 105°C) has occurred in zone 1.

9.3 GD_STAT Register (Offset = 2h) [Reset = 0000h]

GD_STAT is shown in Table 9-5.

Return to the Summary Table.

Gate driver status register with all gate driver faults and warnings, including smart gate driver faults and warnings.

Table 9-5. GD_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
15	DRVOFF_STAT	R	0h	Indicates the status (high or low) of DRVOFF pin. If DRVOFF pin is asserted, DRVOFF_STAT = 1b. If DRVOFF pin is de-asserted, DRVOFF_STAT = 0b.
14	RESERVED	R	0h	Reserved
13	STC_WARN_R	R	0h	Indicates rising slew time TDRV overflow for half-bridge 1 and 2.
12	STC_WARN_F	R	0h	Indicates falling slew time TDRV overflow for half-bridge 1 and 2.
11	PCHR_WARN	R	0h	Indicates pre-charge underflow or overflow fault for half-bridge 1 and 2.
10	PDCHR_WARN	R	0h	Indicates pre-discharge underflow or overflow fault for half-bridge 1 and 2.
9	IDIR_WARN	R	0h	Indicates unknown current direction for half-bridge 1 and 2
8	IDIR	R	0h	Indicates current direction for half-bridge 1 and 2.
7	VGS_L2	R	0h	Indicates VGS gate fault on the low-side 2 MOSFET.
6	VGS_H2	R	0h	Indicates VGS gate fault on the high-side 2 MOSFET.
5	VGS_L1	R	0h	Indicates VGS gate fault on the low-side 1 MOSFET.
4	VGS_H1	R	0h	Indicates VGS gate fault on the high-side 1 MOSFET.
3	VDS_L2	R	0h	Indicates VDS overcurrent fault on the low-side 2 MOSFET.
2	VDS_H2	R	0h	Indicates VDS overcurrent fault on the high-side 2 MOSFET.
1	VDS_L1	R	0h	Indicates VDS overcurrent fault on the low-side 1 MOSFET.
0	VDS_H1	R	0h	Indicates VDS overcurrent fault on the high-side 1 MOSFET.

9.4 HB_STAT1 Register (Offset = 3h) [Reset = 0000h]

HB_STAT1 is shown in Table 9-6.

Return to the Summary Table.

Half-bridge overcurrent faults for either high- or low-side of each half-bridge.

Table 9-6. HB_STAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	OUT6_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT6.
12	OUT5_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT5.
11	OUT4_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT4.
10	OUT3_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT3.
9	OUT2_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT2.
8	OUT1_LS_OCP	R	0h	Indicates overcurrent fault on low-side of half-bridge OUT1.
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	OUT6_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT6.
4	OUT5_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT5.
3	OUT4_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT4.
2	OUT3_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT3.
1	OUT2_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT2.
0	OUT1_HS_OCP	R	0h	Indicates overcurrent fault on high-side of half-bridge OUT1.

9.5 HB_STAT2 Register (Offset = 4h) [Reset = 0000h]

HB_STAT2 is shown in Table 9-7.

Return to the Summary Table.

Half-bridge active and off-state open load faults.

Table 9-7. HB_STAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	HB_OLP_STAT	R	0h	Indicates off-state open load fault on the selected half-bridge output per HB_OLP_CNFG bits (OUTX or OUTY).
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	OUT6_OLA	R	0h	Indicates active open load fault on half-bridge OUT6.
4	OUT5_OLA	R	0h	Indicates active open load fault on half-bridge OUT5.
3	OUT4_OLA	R	0h	Indicates active open load fault on half-bridge OUT4.
2	OUT3_OLA	R	0h	Indicates active open load fault on half-bridge OUT3.
1	OUT2_OLA	R	0h	Indicates active open load fault on half-bridge OUT2.
0	OUT1_OLA	R	0h	Indicates active open load fault on half-bridge OUT1.

9.6 EC_HEAT_ITRIP_STAT Register (Offset = 5h) [Reset = 0000h]

EC_HEAT_ITRIP_STAT is shown in Table 9-8.

Return to the Summary Table.

Includes all electrochrome and heater driver faults and warnings. Also includes ITRIP regulation status warnings.

Table 9-8. EC_HEAT_ITRIP_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
15	ECFB_UV	R	0h	Indicates undervoltage (short to ground) fault on ECFB pin.
14	ECFB_OV	R	0h	Indicates overvoltage (short to battery) fault on ECFB pin.
13	ECFB_HI	R	0h	Indicates regulation overvoltage fault on ECFB pin.
12	ECFB_LO	R	0h	Indicates regulation undervoltage fault on ECFB pin.
11	ECFB_OC	R	0h	Indicates overcurrent fault on ECFB pin.
10	ECFB_OL	R	0h	Indicates open load fault on ECFB pin.
9	HEAT_OL	R	0h	Indicates open load fault on SH_HS pin.
8	HEAT_VDS	R	0h	Indicates overcurrent fault on heater MOSFET.
7	OUT7_ITRIP_TO	R	0h	Indicates ITRIP timeout occurred on OUT7.
6	OUT7_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT7.
5	OUT6_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT6.
4	OUT5_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT5.
3	OUT4_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT4.
2	OUT3_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT3.
1	OUT2_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT2.
0	OUT1_ITRIP_STAT	R	0h	Indicates ITRIP regulation warning on OUT1.

9.7 HS_STAT Register (Offset = 6h) [Reset = 0000h]

HS_STAT is shown in Table 9-9.

Return to the Summary Table.

High-side driver overcurrent and open load fault status.

Table 9-9. HS_STAT Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	OUT12_OLA	R	0h	Indicates open load fault on OUT12.
12	OUT11_OLA	R	0h	Indicates open load fault on OUT11.
11	OUT10_OLA	R	0h	Indicates open load fault on OUT10.
10	OUT19_OLA	R	0h	Indicates open load fault on OUT9.
9	OUT8_OLA	R	0h	Indicates open load fault on OUT8.
8	OUT7_OLA	R	0h	Indicates open load fault on OUT7.
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	OUT12_OCP	R	0h	Indicates overcurrent fault on OUT12.
4	OUT11_OCP	R	0h	Indicates overcurrent fault on OUT11.
3	OUT10_OCP	R	0h	Indicates overcurrent fault on OUT10.
2	OUT9_OCP	R	0h	Indicates overcurrent fault on OUT9.
1	OUT8_OCP	R	0h	Indicates overcurrent fault on OUT8.
0	OUT7_OCP	R	0h	Indicates overcurrent fault on OUT7.

9.8 SPARE_STAT1 Register (Offset = 7h) [Reset = 0000h]

SPARE_STAT1 is shown in Table 9-10.

Return to the Summary Table.

Spare status register.

Table 9-10. SPARE_STAT1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

9.9 SPARE_STAT2 Register (Offset = 8h) [Reset = 0001h]

SPARE_STAT2 is shown in Table 9-11.

Return to the Summary Table.

Spare status register.

Table 9-11. SPARE_STAT2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	DEVICE_ID_7	R	0h	Device ID bit field 7.
6	DEVICE_ID_6	R	0h	Device ID bit field 6.
5	DEVICE_ID_5	R	0h	Device ID bit field 5.
4	DEVICE_ID_4	R	0h	Device ID bit field 4.
3	DEVICE_ID_3	R	0h	Device ID bit field 3.
2	DEVICE_ID_2	R	0h	Device ID bit field 2.
1	DEVICE_ID_1	R	0h	Device ID bit field 1.
0	DEVICE_ID_0	R	1h	Device ID bit field 0. DRV8000-Q1 address is 0x01.

10 DRV8000-Q1_CNFG Registers

Table 10-1 lists the memory-mapped registers for the DRV8000-Q1_CNFG registers. All register offset addresses not listed in Table 10-1 should be considered as reserved locations and the register contents should not be modified.

Table 10-1. DRV8000-Q1_CNFG Registers

Offset	Acronym	Register Name	Section
9h	IC_CNFG1	IC configuration register 1.	Section 10.1
Ah	IC_CNFG2	IC configuration register 2.	Section 10.2
Bh	GD_CNFG	Gate driver configuration register.	Section 10.3
Ch	GD_IDRV_CNFG	IDRIVE setting configuration register.	Section 10.4
Dh	GD_VGS_CNFG	VGS detection configuration register.	Section 10.5
Eh	GD_VDS_CNFG	VDS monitoring configuration register.	Section 10.6
Fh	GD_CSA_CNFG	CSA configuration register.	Section 10.7
10h	GD_AGD_CNFG	Advanced smart gate driver configuration register.	Section 10.8
11h	GD_PDR_CNFG	Propagation Delay Reduction configuration register.	Section 10.9
12h	GD_STC_CNFG	Slew time control configuration register.	Section 10.10
13h	GD_SPARE_CNFG1	Spare gate driver configuration register 1.	Section 10.11
14h	HB_ITRIP_DG	Half-bridge ITRIP deglitch configuration register 2.	Section 10.12
15h	HB_OUT_CNFG1	Half-bridge output 5 and 6 configuration register.	Section 10.13
16h	HB_OUT_CNFG2	Half-bridge output 1-4 configuration register.	Section 10.14
17h	HB_OCP_CNFG	Half-bridge overcurrent deglitch configuration register.	Section 10.15
18h	HB_OL_CNFG1	Half-bridge active and passive open-load enable register	Section 10.16
19h	HB_OL_CNFG2	Half-bridge active open-load threshold select register.	Section 10.17
1Ah	HB_SR_CNFG	Haf-bridge slew rate configuration register.	Section 10.18
1Bh	HB_ITRIP_CNFG	Half-bridge ITRIP configuration register 1.	Section 10.19
1Ch	HB_ITRIP_FREQ	Half-bridge ITRIP frequency configuration register 2.	Section 10.20
1Dh	HS_HEAT_OUT_CNFG	High-side and heater driver output configuration register.	Section 10.21
1Eh	HS_OC_CNFG	High-side driver overcurrent threshold configuration register.	Section 10.22
1Fh	HS_OL_CNFG	High-side driver open load threshold configuration register.	Section 10.23
20h	HS_REG_CNFG1	High-side driver regulation configuration register.	Section 10.24
21h	HS_REG_CNFG2	High-side driver regulation configuration register.	Section 10.25
22h	HS_PWM_FREQ_CNFG	High-side driver PWM generator frequency configuration register.	Section 10.26
23h	HEAT_CNFG	Heater configuration register.	Section 10.27
24h	EC_CNFG	Electrochrome configuration register.	Section 10.28
25h	HS_OCP_DG	High-side driver regulation configuration register.	Section 10.29
26h	SPARE_CNFG2	Spare configuration 2.	Section 10.30
27h	SPARE_CNFG3	Spare configuration 3.	Section 10.31
28h	SPARE_CNFG4	Spare configuration 4.	Section 10.32

Complex bit access types are encoded to fit into small table cells. Table 10-2 shows the codes that are used for access types in this section.

Table 10-2. DRV8000-Q1_CNFG Access Type Codes

Access Type	Code	Description
Read Type		

Table 10-2. DRV8000-Q1_CNFG Access Type Codes (continued)

Access Type	Code	Description
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

10.1 IC_CNFG1 Register (Offset = 9h) [Reset = 0002h]

IC_CNFG1 is shown in Table 10-3.

Return to the Summary Table.

Includes configurations charge pump and watchdog, and fault levels and reactions for supply, charge pump, thermal, and watch dog faults.

Table 10-3. IC_CNFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OTSD_MODE	R/W	0h	Sets overtemperature shutdown behavior. If any thermal cluster reaches OT, the device will either shut down all drivers or affected drivers only (drivers in zone 3, for example). 0b = Global shutdown. 1b = Affected driver shutdown only.
14	DIS_CP	R/W	0h	When EN_GD = 0, the charge pump can be disabled, putting the device in a communication only mode. 0b = Charge pump enabled. 1b = Charge pump disabled.
13-12	PVDD_OV_MODE	R/W	0h	PVDD supply overvoltage monitor mode. 00b = Latched fault. 01b = Automatic recovery. 10b = Warning report only. 11b = Disabled.
11-10	PVDD_OV_DG	R/W	0h	PVDD supply overvoltage monitor deglitch time. 00b = 1 µs 01b = 2 µs 10b = 4 µs 11b = 8 µs
9	PVDD_OV_LVL	R/W	0h	PVDD supply overvoltage monitor threshold. 0b = 21.5 V 1b = 28.5 V
8	VCP_UV_LVL	R/W	0h	VCP charge pump undervoltage monitor threshold. 0b = 4.75 V 1b = 6.25 V
7-6	CP_MODE	R/W	0h	Charge pump operating mode. 00b = Automatic switch between tripler and doubler mode. 01b = Always doubler mode. 10b = Always tripler mode. 11b = RSVD
5	VCP_UV_MODE	R/W	0h	VCP charge pump undervoltage monitor mode. 0b = Latched fault. 1b = Automatic recovery.
4	PVDD_UV_MODE	R/W	0h	PVDD supply undervoltage monitor mode. 0b = Latched fault. 1b = Automatic recovery.
3	WD_EN	R/W	0h	Watchdog timer enable. 0b = Watchdog timer disabled. 1b = Watchdog dog timer enabled.
2	WD_FLT_M	R/W	0h	Watchdog fault mode. Watchdog fault is cleared by CLR_FLT. 0b = Watchdog fault is reported to WD_FLT and WARN register bits. Drivers remain enabled and FAULT bit is not asserted. 1b = Watchdog fault is reported to WD_FLT and FAULT register bits. All drivers are disabled in response to watchdog fault.
1	WD_WIN	R/W	1h	Watchdog timer window. 0b = 4 to 40 ms 1b = 10 to 100 ms

Table 10-3. IC_CNFG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	EN_SSC	R/W	0h	Spread spectrum clocking. 0b = Disabled. 1b = Enabled.

10.2 IC_CNFG2 Register (Offset = Ah) [Reset = 0000h]

IC_CNFG2 is shown in Table 10-4.

Return to the Summary Table.

Includes thermal cluster warning disable bits.

Table 10-4. IC_CNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	ZONE4_OTW_H_DIS	R/W	0h	Disables the high overtemperature warning for zone 4. Enabled = 0b Disabled = 1b
6	ZONE3_OTW_H_DIS	R/W	0h	Disables the high overtemperature warning for zone 3. Enabled = 0b Disabled = 1b
5	ZONE2_OTW_H_DIS	R/W	0h	Disables the high overtemperature warning for zone 2. Enabled = 0b Disabled = 1b
4	ZONE1_OTW_H_DIS	R/W	0h	Disables the high overtemperature warning for zone 1. Enabled = 0b Disabled = 1b
3	ZONE4_OTW_L_DIS	R/W	0h	Disables the low overtemperature warning for zone 4. Enabled = 0b Disabled = 1b
2	ZONE3_OTW_L_DIS	R/W	0h	Disables the low overtemperature warning for zone 3. Enabled = 0b Disabled = 1b
1	ZONE2_OTW_L_DIS	R/W	0h	Disables the low overtemperature warning for zone 2. Enabled = 0b Disabled = 1b
0	ZONE1_OTW_L_DIS	R/W	0h	Disables the low overtemperature warning for zone 1. Enabled = 0b Disabled = 1b

10.3 GD_CNFG Register (Offset = Bh) [Reset = 0000h]

GD_CNFG is shown in Table 10-5.

Return to the Summary Table.

General gate driver controls. Includes gate driver enable, bridge configuration, input pin modes, and open load enable.

Table 10-5. GD_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	IDRV_LO1	R/W	0h	Enable low current IDRVN and IDRVP mode for half-bridge 1. 0b = IDRVP_1 and IDRVN_1 utilize standard values. 1b = IDRVP_1 and IDRVN_1 utilize low current values.
12	IDRV_LO2	R/W	0h	Enable low current IDRVN and IDRVP mode for half-bridge 2. 0b = IDRVP_2 and IDRVN_2 utilize standard values. 1b = IDRVP_2 and IDRVN_2 utilize low current values.
11	PU_SH_1	R/W	0h	Gate driver 1 pull up diagnostic current source. Set EN_OLSC = 1b to use. 0b = Disabled. 1b = Enabled.
10	PD_SH_1	R/W	0h	Gate driver 1 pull down diagnostic current source. Set EN_OLSC = 1b to use. 0b = Disabled. 1b = Enabled.
9	PU_SH_2	R/W	0h	Gate driver 2 pull up diagnostic current source. Set EN_OLSC = 1b to use. 0b = Disabled. 1b = Enabled.
8	PD_SH_2	R/W	0h	Gate driver 2 pull down diagnostic current source. Set EN_OLSC = 1b to use. 0b = Disabled. 1b = Enabled.
7	RESERVED	R	0h	Reserved
6	IN2_MODE	R/W	0h	Sets gate driver 2 control source. 0b = Input pin IN2. 1b = SPI control bit S_IN2.
5	IN1_MODE	R/W	0h	Sets gate driver 1 control source. 0b = Input pin IN1. 1b = SPI control bit S_IN1.
4	BRG_FW	R/W	0h	Gate driver 1 and 2 control freewheeling setting. Settings shared between half-bridges 1 and 2. 0b = Low-side freewheeling. 1b = High-side freewheeling.
3-2	BRG_MODE	R/W	0h	Gate driver 1 and 2 input control mode. 00b = Independent half-bridge input control. 01b = PH/EN H-bridge input control. 10b = PWM H-bridge input control.
1	EN_OLSC	R/W	0h	Offline open load and short circuit diagnostic enable. 0b = Disabled. 1b = VDS monitors set into real-time voltage monitor mode and diagnostics current sources enabled.
0	EN_GD	R/W	0h	Enable gate driver bit 0b = Driver inputs are ignored and the gate driver passive pull-downs are enabled. 1b = Gate driver outputs are enabled and controlled by the digital inputs.

ADVANCE INFORMATION

10.4 GD_IDRV_CNFG Register (Offset = Ch) [Reset = FFFFh]

GD_IDRV_CNFG is shown in Table 10-6.

Return to the Summary Table.

Includes IDRIVE drive current levels for each half-bridge gate driver.

Table 10-6. GD_IDRV_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-12	IDRVP_1	R/W	Fh	Gate driver 1 peak source pull up current. Alternative low current value in parenthesis (IDRV_LO1). 0000b = 0.5 mA (50 µA) 0001b = 1 mA (110 µA) 0010b = 2 mA (170 µA) 0011b = 3 mA (230 µA) 0100b = 4 mA (290 µA) 0101b = 5 mA (350 µA) 0110b = 6 mA (410 µA) 0111b = 7 mA (600 µA) 1000b = 8 mA (725 µA) 1001b = 12 mA (850 µA) 1010b = 16 mA (1 mA) 1011b = 20 mA (1.2 mA) 1100b = 24 mA (1.4 mA) 1101b = 31 mA (1.6 mA 1110b = 48 mA (1.8 mA) 1111b = 62 mA (2.3 mA)
11-8	IDRVN_1	R/W	Fh	Gate driver 1 peak sink pull down current. Alternative low current value in parenthesis (IDRV_LO1). 0000b = 0.5 mA (50 µA) 0001b = 1 mA (110 µA) 0010b = 2 mA (170 µA) 0011b = 3 mA (230 µA) 0100b = 4 mA (290 µA) 0101b = 5 mA (350 µA) 0110b = 6 mA (410 µA) 0111b = 7 mA (600 µA) 1000b = 8 mA (725 µA) 1001b = 12 mA (850 µA) 1010b = 16 mA (1 mA) 1011b = 20 mA (1.2 mA) 1100b = 24 mA (1.4 mA) 1101b = 31 mA (1.6 mA) 1110b = 48 mA (1.8 mA) 1111b = 62 mA (2.3 mA)
7-4	IDRVP_2	R/W	Fh	Gate driver 2 peak source pull up current. Alternative low current value in parenthesis (IDRV_LO2). 0000b = 0.5 mA (50 µA) 0001b = 1 mA (110 µA) 0010b = 2 mA (170 µA) 0011b = 3 mA (230 µA) 0100b = 4 mA (290 µA) 0101b = 5 mA (350 µA) 0110b = 6 mA (410 µA) 0111b = 7 mA (600 µA) 1000b = 8 mA (725 µA) 1001b = 12 mA (850 µA) 1010b = 16 mA (1 mA) 1011b = 20 mA (1.2 mA) 1100b = 24 mA (1.4 mA) 1101b = 31 mA (1.6 mA) 1110b = 48 mA (1.8 mA) 1111b = 62 mA (2.3 mA)

Table 10-6. GD_IDRV_CNFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3-0	IDRVN_2	R/W	Fh	Gate driver 2 peak sink pull down current. Alternative low current value in parenthesis (IDRV_LO2). 0000b = 0.5 mA (50 µA) 0001b = 1 mA (110 µA) 0010b = 2 mA (170 µA) 0011b = 3 mA (230 µA) 0100b = 4 mA (290 µA) 0101b = 5 mA (350 µA) 0110b = 6 mA (410 µA) 0111b = 7 mA (600 µA) 1000b = 8 mA (725 µA) 1001b = 12 mA (850 µA) 1010b = 16 mA (1 mA) 1011b = 20 mA (1.2 mA) 1100b = 24 mA (1.4 mA) 1101b = 31 mA (1.6 mA) 1110b = 48 mA (1.8 mA) 1111b = 62 mA (2.3 mA)

ADVANCE INFORMATION

10.5 GD_VGS_CNFG Register (Offset = Dh) [Reset = 0030h]

GD_VGS_CNFG is shown in Table 10-7.

Return to the Summary Table.

VGS fault detection configurations.

Table 10-7. GD_VGS_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	VGS_IND	R/W	0h	VGS independent shutdown mode enable. Active for BRG_MODE = 00b, 11b. 0b = Disabled. 1b = Enabled. VGS gate fault will only shutdown the associated half-bridge.
10-9	VGS_TDEAD	R/W	0h	Insertable digital dead-time. 00b = 0 ns 01b = 2 µs 10b = 4 µs 11b = 8 µs
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6-4	VGS_TDRV	R/W	3h	VGS drive time and VDS monitor blanking time. 000b = 2 µs 001b = 4 µs 010b = 8 µs 011b = 12 µs 100b = 16 µs 101b = 24 µs 110b = 32 µs 111b = 96 µs
3	VGS_HS_DIS	R/W	0h	VGS monitor based dead-time handshake. 0b = Enabled. 1b = Disabled. Gate drive transition based on tDRIVE and tDEAD time duration
2	VGS_LVL	R/W	0h	VGS monitor threshold for dead-time handshake and gate fault detection. 0b = 1.4 V. 1b = 1.0 V
1-0	VGS_MODE	R/W	0h	VGS gate fault monitor mode. 00b = Latched fault. 01b = Cycle by cycle. 10b = Warning report only. 11b = Disabled.

10.6 GD_VDS_CNFG Register (Offset = Eh) [Reset = 0D2Dh]

GD_VDS_CNFG is shown in Table 10-8.

Return to the Summary Table.

VDS monitoring or short-circuit detection configuration register.

Table 10-8. GD_VDS_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD	R/W	0h	Reserved.
14	VDS_IND	R/W	0h	VDS fault independent shutdown mode configuration. 0b = Disabled. VDS fault will shut down all gate drivers. 1b = Enabled. VDS gate fault will only shutdown the associated gate driver.
13-12	VDS_IDRVN	R/W	0h	IDRVN gate pull-down current after VDS_OCP fault for gate driver 1 and 2. 00b = Programmed IDRVN 01b = 8 mA 10b = 31 mA 11b = 62 mA
11-8	VDS_LVL_1	R/W	Dh	Gate Driver 1 HS and LS VDS overcurrent monitor threshold. 0000b = 0.06 V 00001b = 0.08 V 0010b = 0.10 V 0011b = 0.12 V 0100b = 0.14 V 0101b = 0.16 V 0110b = 0.18 V 0111b = 0.2 V 1000b = 0.3 V 1001b = 0.4 V 1010b = 0.5 V 1011b = 0.6 V 1100b = 0.7 V 1101b = 1 V 1110b = 1.4 V 1111b = 2 V
7-6	VDS_MODE	R/W	0h	VDS overcurrent monitor mode. 00b = Latched fault. 01b = Cycle by cycle. 10b = Warning report only. 11b = Disabled.
5-4	VDS_DG	R/W	2h	VDS overcurrent monitor deglitch time. 00b = 1 µs 01b = 2 µs 10b = 4 µs 11b = 8 µs

Table 10-8. GD_VDS_CNFG Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
3-0	VDS_LVL_2	R/W	Dh	Gate Driver 2 HS and LS VDS overcurrent monitor threshold. 0000b = 0.06 V 0001b = 0.08 V 0010b = 0.10 V 0011b = 0.12 V 0100b = 0.14 V 0101b = 0.16 V 0110b = 0.18 V 0111b = 0.2 V 1000b = 0.3 V 1001b = 0.4 V 1010b = 0.5 V 1011b = 0.6 V 1100b = 0.7 V 1101b = 1 V 1110b = 1.4 V 1111b = 2 V

10.7 GD_CSA_CNFG Register (Offset = Fh) [Reset = 0004h]

GD_CSA_CNFG is shown in Table 10-9.

Return to the Summary Table.

CSA configurations and controls.

Table 10-9. GD_CSA_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7-5	CSA_BLK	R/W	0h	Current shunt amplifier blanking time. % of tDRV. 000b = 0 %, Disabled 001b = 25 % 010b = 37.5 % 011b = 50 % 100b = 62.5 % 101b = 75 % 110b = 87.5 % 111b = 100 %
4	CSA_BLK_SEL	R/W	0h	Current shunt amplifier blanking trigger source. 0b = Gate driver 1 1b = Gate driver 2
3-2	CSA_GAIN	R/W	1h	Current shunt amplifier gain setting. 00b = 10 V/V 01b = 20 V/V 10b = 40 V/V 11b = 80 V/V
1	CSA_DIV	R/W	0h	Current shunt amplifier internal reference voltage divider. 0b = VREF / 2 1b = VREF / 8
0	RESERVED	R	0h	Reserved

10.8 GD_AGD_CNFG Register (Offset = 10h) [Reset = 0402h]

GD_AGD_CNFG is shown in Table 10-10.

Return to the Summary Table.

Includes Advanced smart gate driver configurations, enables for DCC and PDR, post-charge settings.

Table 10-10. GD_AGD_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	PDR_ERR	R/W	0h	PDR loop error limit for gate driver 1 and 2. 0b = 1-bit error 1b = Actual error
13-12	AGD_ISTRONG	R/W	0h	Adaptive gate driver ISTRONG configuration. 00b = ISTRONG pull-down decoded from initial IDRVP_x register setting. 01b = 62 mA 10b = 124 mA 11b = RSVD
11-10	AGD_THR	R/W	1h	Adaptive gate driver VSH threshold configuration. 00b = 1V, VPVDD - 0.5V 01b = 1V, VPVDD - 1V 10b = 2V, VPVDD - 1.5V 11b = 2V, VPVDD - 2V
9	SET_AGD	R/W	0h	Set active half-bridge for adaptive gate drive control loops. 0b = Gate driver 1 1b = Gate driver 2
8	FW_MAX	R/W	0h	Gate drive current used for freewheeling MOSFET for gate driver 1 and 2. 0b = PRE_CHR_MAX_12 [1:0] 1b = 64 mA
7	EN_DCC	R/W	0h	Enable duty cycle compensation for half-bridge 1 and 2.
6	IDIR_MAN	R/W	0h	Current polarity detection mode for half-bridge 1 and 2. 0b = Automatic 1b = Manual (Set by HBx_HL)
5-4	KP_PST	R/W	0h	Post charge proportional control gain setting for half-bridges 1 and 2. 00b = Disabled 01b = 2 10b = 4 11b = 15
3	EN_PST_DLY	R/W	0h	Enable post-charge time delay. Time delay is equal to T_DON_DOFF_12 - T_PRE_CHR_12.
2-1	KP_PDR	R/W	1h	PDR proportional controller gain setting for half-bridge 1 and 2. 00b = 1 01b = 2 10b = 3 11b = 4
0	EN_PDR	R/W	0h	Enable PDR loop control for half-bridge 1 and 2.

ADVANCE INFORMATION

10.9 GD_PDR_CNFG Register (Offset = 11h) [Reset = 0AF6h]

GD_PDR_CNFG is shown in Table 10-11.

Return to the Summary Table.

Includes remaining PDR controls, pre-charge settings and timing.

Table 10-11. GD_PDR_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	PRE_MAX	R/W	0h	Maximum gate drive current limit for pre-charge and pre-discharge for half-bridge 1 and 2. 00b = 64 mA 01b = 32 mA 10b = 16 mA 11b = 8 mA
13-8	T_DON_DOFF	R/W	Ah	On and off time delay for half-bridge 1 and 2. 140 ns x T_DON_DOFF [3:0] Default time: 001010b (1.4 us)
7-6	T_PRE_CHR	R/W	3h	PDR control loop pre-charge time for half-bridge 1 and 2. Set as ratio of T_DON_DOFF_12 [5:0] 00b = 1/8 01b = 1/4 10b = 3/8 11b = 1/2
5-4	T_PRE_DCHR	R/W	3h	PDR control loop pre-discharge time for half-bridge 1 and 2. Set as ratio of T_DON_DOFF_12 [5:0] 00b = 1/8 01b = 1/4 10b = 3/8 11b = 1/2
3-2	PRE_CHR_INIT	R/W	1h	PDR control loop initial pre-charge current setting for half-bridge 1 and 2. 00b = 4 mA 01b = 8 mA 10b = 16 mA 11b = 32 mA
1-0	PRE_DCHR_INIT	R/W	2h	PDR control loop initial pre-discharge current setting for half-bridge 1 and 2. 00b = 4 mA 01b = 8 mA 10b = 16 mA 11b = 32 mA

ADVANCE INFORMATION

10.10 GD_STC_CNFG Register (Offset = 12h) [Reset = 0026h]

GD_STC_CNFG is shown in Table 10-12.

Return to the Summary Table.

Includes configurations and enable for slew time control.

Table 10-12. GD_STC_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7-4	T_RISE_FALL	R/W	2h	Set switch-node VSH rise and fall time for half-bridge 1 and 2. 0000b = 0.35 us 0001b = 0.56 us 0010b = 0.77 us 0011b = 0.98 us 0100b = 1.33 us 0101b = 1.68 us 0110b = 2.03 us 0111b = 2.45 us 1000b = 2.94 us 1001b = 3.99 us 1010b = 4.97 us 1011b = 5.95 us 1100b = 7.98 us 1101b = 9.94 us 1110b = 11.97 us 1111b = 15.96 us
3	STC_ERR	R/W	0h	STC loop error limit for half-bridge 1 and 2 0b = 1-bit error 1b = Actual error
2-1	KP_STC	R/W	3h	STC proportional controller gain setting for half-bridge 1 and 2. 00b = 1 01b = 2 10b = 3 11b = 4
0	EN_STC	R/W	0h	Enable STC loop control for half-bridge 1 and 2.

10.11 GD_SPARE_CNFG1 Register (Offset = 13h) [Reset = 0000h]

GD_SPARE_CNFG1 is shown in Table 10-13.

Return to the Summary Table.

Spare configuration register for gate driver.

Table 10-13. GD_SPARE_CNFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

10.12 HB_ITRIP_DG Register (Offset = 14h) [Reset = 0000h]

HB_ITRIP_DG is shown in Table 10-14.

Return to the Summary Table.

Configures ITRIP deglitch for each half-bridge. ITRIP timing is shared between half-bridge pairs.

Table 10-14. HB_ITRIP_DG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11-10	OUT6_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 6. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs
9-8	OUT5_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 5. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs
7-6	OUT4_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 4. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs
5-4	OUT3_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 3. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs
3-2	OUT2_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 2. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs
1-0	OUT1_ITRIP_DG	R/W	0h	Configures ITRIP deglitch time for half-bridge 1. 00b = 2 µs 01b = 5 µs 10b = 10 µs 11b = 20 µs

10.13 HB_OUT_CNFG1 Register (Offset = 15h) [Reset = 0000h]

HB_OUT_CNFG1 is shown in Table 10-15.

Return to the Summary Table.

Configures the output mode for each half-bridge, sets IPROPI sample and hold circuit, and half-bridge pair freewheeling.

Table 10-15. HB_OUT_CNFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD	R/W	0h	Reserved.
14	NSR_OUT6_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridge 6. Passive freewheeling = 0b Active freewheeling = 1b
13	NSR_OUT5_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridge 5. Passive freewheeling = 0b Active freewheeling = 1b
12	NSR_OUT4_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridge 4. Passive freewheeling = 0b Active freewheeling = 1b
11	NSR_OUT3_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridges 3. Passive freewheeling = 0b Active freewheeling = 1b
10	NSR_OUT2_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridge 2. Passive freewheeling = 0b Active freewheeling = 1b
9	NSR_OUT1_DIS	R/W	0h	Disables non-synchronous rectification during ITRIP regulation (sets active freewheeling) for half-bridge 1. Passive freewheeling = 0b Active freewheeling = 1b
8	IPROPI_SH_EN	R/W	0h	Enables IPROPI sample and hold circuit.
7	RSVD_7	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5-3	OUT6_CNFG	R/W	0h	Configuration for half-bridge 6. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control
2-0	OUT5_CNFG	R/W	0h	Configuration for half-bridge 5. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control

ADVANCE INFORMATION

10.14 HB_OUT_CNFG2 Register (Offset = 16h) [Reset = 0000h]

HB_OUT_CNFG2 is shown in Table 10-16.

Return to the Summary Table.

Configures the output mode for each half-bridge.

Table 10-16. HB_OUT_CNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13-11	OUT4_CNFG	R/W	0h	Configuration for half-bridge 4. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control
10-8	OUT3_CNFG	R/W	0h	Configuration for half-bridge 3. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control
7	RSVD_7	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5-3	OUT2_CNFG	R/W	0h	Configuration for half-bridge 2. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control
2-0	OUT1_CNFG	R/W	0h	Configuration for half-bridge 1. Enables or disables control of half-bridge, and sets control mode between PWM or SPI. 000b = Disabled 001b = Enabled (SPI register control) 010b = PWM1 Complementary Control 011b = PWM1 LS Control 100b = PWM1 HS Control 101b = PWM2 Complementary Control 110b = PWM2 PWM LS Control 111b = PWM2 HS Control

10.15 HB_OCP_CNFG Register (Offset = 17h) [Reset = 0000h]

HB_OCP_CNFG is shown in Table 10-17.

Return to the Summary Table.

Overcurrent deglitch for half-bridges configuration register.

Table 10-17. HB_OCP_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD	R/W	0h	Reserved.
14	RSVD	R/W	0h	Reserved.
13	RSVD	R/W	0h	Reserved.
12	RSVD	R/W	0h	Reserved.
11-10	OUT6_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 6. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
9-8	OUT5_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 5. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
7-6	OUT4_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 4. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
5-4	OUT3_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 3. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
3-2	OUT2_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 2. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
1-0	OUT1_OCP_DG	R/W	0h	Overcurrent deglitch time for half-bridge 1. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs

10.16 HB_OL_CNFG1 Register (Offset = 18h) [Reset = 0000h]

HB_OL_CNFG1 is shown in Table 10-18.

Return to the Summary Table.

Configures active and off-state open load detection circuits for half-bridges.

Table 10-18. HB_OL_CNFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13-12	HB_OLP_CNFG	R/W	0h	Off-state diagnostics configuration. 00b = Off-state disabled 01b = OUT X Pull-up enabled, OUT Y pull-down enabled, OUT Y selected, VREF Low 10b = OUT X Pull-up enabled, OUT Y pull-down enabled, OUT X selected, VREF High 11b = OUT X Pull-down enabled, OUT Y pull-up enabled, OUT Y selected, VREF Low
11-8	HB_OLP_SEL	R/W	0h	Off-state open load diagnostics enable for half-bridge 5. 0000b = Disabled 0001b = OUT1 and OUT2 0010b = OUT1 and OUT3 0011b = OUT1 and OUT4 0100b = OUT1 and OUT5 0101b = OUT1 and OUT6 0110b = OUT2 and OUT3 0111b = OUT2 and OUT4 1000b = OUT2 and OUT5 1001b = OUT2 and OUT6 1010b = OUT3 and OUT4 1011b = OUT3 and OUT5 1100b = OUT3 and OUT6 1101b = OUT4 and OUT5 1110b = OUT4 and OUT6 1111b = OUT5 and OUT6
7	RSVD_7	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5	OUT6_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 6. 0b = Enabled 1b = Disabled
4	OUT5_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 5. 0b = Enabled 1b = Disabled
3	OUT4_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 4. 0b = Enabled 1b = Disabled
2	OUT3_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 3. 0b = Enabled 1b = Disabled
1	OUT2_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 2. 0b = Enabled 1b = Disabled
0	OUT1_OLA_EN	R/W	0h	Active open load diagnostics enable for half-bridge 1. 0b = Enabled 1b = Disabled

10.17 HB_OL_CNFG2 Register (Offset = 19h) [Reset = 0000h]

HB_OL_CNFG2 is shown in Table 10-19.

Return to the Summary Table.

Configures cycle count threshold for active open load detection circuits of half-bridges.

Table 10-19. HB_OL_CNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13	RSVD_13	R/W	0h	Reserved.
12	RSVD_12	R/W	0h	Reserved.
11	RSVD_11	R/W	0h	Reserved.
10	RSVD_10	R/W	0h	Reserved.
9	RSVD_9	R/W	0h	Reserved.
8	RSVD_8	R/W	0h	Reserved.
7	RSVD_7	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5	OUT6_OLA_TH	R/W	0h	Sets the half-bridge 6 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles
4	OUT5_OLA_TH	R/W	0h	Sets the half-bridge 5 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles
3	OUT4_OLA_TH	R/W	0h	Sets the half-bridge 4 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles
2	OUT3_OLA_TH	R/W	0h	Sets the half-bridge 3 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles
1	OUT2_OLA_TH	R/W	0h	Sets the half-bridge 2 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles
0	OUT1_OLA_TH	R/W	0h	Sets the half-bridge 1 active open load cycle count threshold. 0b = 32 cycles 1b = 128 cycles

10.18 HB_SR_CNFG Register (Offset = 1Ah) [Reset = 0000h]

HB_SR_CNFG is shown in Table 10-20.

Return to the Summary Table.

Configures slew rate timing for each half-bridge.

Table 10-20. HB_SR_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13	RSVD_13	R/W	0h	Reserved.
12	RSVD_12	R/W	0h	Reserved.
11-10	OUT6_SR	R/W	0h	Configures slew rate for half-bridge 6. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs
9-8	OUT5_SR	R/W	0h	Configures slew rate for half-bridge 5. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs
7-6	OUT4_SR	R/W	0h	Configures slew rate for half-bridge 4. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs
5-4	OUT3_SR	R/W	0h	Configures slew rate for half-bridge 3. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs
3-2	OUT2_SR	R/W	0h	Configures slew rate for half-bridge 2. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs
1-0	OUT1_SR	R/W	0h	Configures slew rate for half-bridge 1. 00b = 1.6 V/µs 01b = 10 V/µs 10b = 20 V/µs

10.19 HB_ITRIP_CNFG Register (Offset = 1Bh) [Reset = 0000h]

HB_ITRIP_CNFG is shown in Table 10-21.

Return to the Summary Table.

Configures ITRIP levels and enables ITRIP for each half-bridge. ITRIP levels are shared between half-bridge pairs.

Table 10-21. HB_ITRIP_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OUT6_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 6.
14	OUT5_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 5.
13	OUT4_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 4.
12	OUT3_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 3.
11	OUT2_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 2.
10	OUT1_ITRIP_EN	R/W	0h	Enables ITRIP regulation for half-bridge 1.
9-8	OUT6_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 6. 00b = 2.25 A 01b = 5.5 A 10b = 6.25 A 11b = Reserved.
7-6	OUT5_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 5. 00b = 2.75 A 01b = 6.5 A 10b = 7.5 A 11b = Reserved.
5-4	OUT4_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 4. 00b = 1.25 A 01b = 2.75 A 10b = 3.5 A 11b = Reserved.
3-2	OUT3_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 3. 00b = 1.25 A 01b = 2.5 A 10b = 3.5 A 11b = Reserved.
1	OUT2_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 2. 0b = 0.7 A 1b = 0.875 A
0	OUT1_ITRIP_LVL	R/W	0h	Configures ITRIP current threshold for half-bridge 1. 0b = 0.7 A 1b = 0.875 A

10.20 HB_ITRIP_FREQ Register (Offset = 1Ch) [Reset = 0000h]

HB_ITRIP_FREQ is shown in Table 10-22.

Return to the Summary Table.

Configures ITRIP frequency and deglitch for each half-bridge. ITRIP timing is shared between half-bridge pairs.

Table 10-22. HB_ITRIP_FREQ Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13	RSVD_13	R/W	0h	Reserved.
12	RSVD_12	R/W	0h	Reserved.
11-10	OUT6_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 6. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz
9-8	OUT5_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 5. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz
7-6	OUT4_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 4. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz
5-4	OUT3_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 3. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz
3-2	OUT2_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 2. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz
1-0	OUT1_ITRIP_FREQ	R/W	0h	Configures ITRIP regulation frequency for half-bridge 1. 00b = 20 kHz 01b = 10 kHz 10b = 5 kHz 11b = 2.5 kHz

10.21 HS_HEAT_OUT_CNFG Register (Offset = 1Dh) [Reset = 0000h]

HS_HEAT_OUT_CNFG is shown in Table 10-23.

Return to the Summary Table.

Configures the output mode for each high-side driver and heater.

Table 10-23. HS_HEAT_OUT_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	HEAT_OUT_CNFG	R/W	0h	Configuration for heater driver. Enables or disables control of heater, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = Reserved
13	RSVD_13	R/W	0h	Reserved.
12	RSVD_12	R/W	0h	Reserved.
11-10	OUT12_CNFG	R/W	0h	Configuration for high-side driver 12. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator
9-8	OUT11_CNFG	R/W	0h	Configuration for high-side driver 11. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator
7-6	OUT10_CNFG	R/W	0h	Configuration for high-side driver 10. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator
5-4	OUT9_CNFG	R/W	0h	Configuration for high-side driver 9. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator
3-2	OUT8_CNFG	R/W	0h	Configuration for high-side driver 8. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator
1-0	OUT7_CNFG	R/W	0h	Configuration for high-side driver 7. Enables or disables control of high-side driver, and sets control mode between PWM or SPI. 00b = Disabled 01b = SPI control enabled 10b = PWM pin control 11b = PWM Generator

10.22 HS_OC_CNFG Register (Offset = 1Eh) [Reset = 1000h]

HS_OC_CNFG is shown in Table 10-24.

Return to the Summary Table.

Configures overcurrent threshold for each high-side driver.

Table 10-24. HS_OC_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13	RSVD_13	R/W	0h	Reserved.
12	OUT11_EC_MODE	R/W	1h	Bit sets high-side OUT11 for independent control through OUT11_CNFG bits or for EC mode. Default configuration is for EC mode. OUT11_CNFG mode = 0b EC mode = 1b
11	RSVD_12	R/W	0h	Reserved.
10	RSVD_11	R/W	0h	Reserved.
9	RSVD_10	R/W	0h	Reserved.
8	RSVD_9	R/W	0h	Reserved.
7	RSVD_8	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5	OUT12_OC_TH	R/W	0h	Configures overcurrent threshold between high or low for high-side driver 12. 0b = Low current threshold 1b = High current threshold
4	OUT11_OC_TH	R/W	0h	Configures overcurrent threshold between high or low for high-side driver 11. 0b = Low current threshold 1b = High current threshold
3	OUT10_OC_TH	R/W	0h	Configures overcurrent threshold between high or low for high-side driver 10. 0b = Low current threshold 1b = High current threshold
2	OUT9_OC_TH	R/W	0h	Configures overcurrent threshold between high or low for high-side driver 9. 0b = Low current threshold 1b = High current threshold
1	OUT8_OC_TH	R/W	0h	Configures overcurrent threshold between high or low for high-side driver 8. 0b = Low current threshold 1b = High current threshold
0	OUT7_RDSON_MODE	R/W	0h	Configures high-side driver 7 between high RDSON mode and low RDSON mode (for bulb/lamp load). 0b = High RDSON mode (LED driver mode) 1b = Low RDSON mode (bulb/lamp driver mode)

10.23 HS_OL_CNFG Register (Offset = 1Fh) [Reset = 0000h]

HS_OL_CNFG is shown in Table 10-25.

Return to the Summary Table.

Configures open load threshold for each high-side driver.

Table 10-25. HS_OL_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RSVD_15	R/W	0h	Reserved.
14	RSVD_14	R/W	0h	Reserved.
13	OUT12_OLA_TH	R/W	0h	Configures high-side driver 12 open load threshold. 0b = Low threshold 1b = High threshold
12	OUT11_OLA_TH	R/W	0h	Configures high-side driver 11 open load threshold. 0b = Low threshold 1b = High threshold
11	OUT10_OLA_TH	R/W	0h	Configures high-side driver 10 open load threshold. 0b = Low threshold 1b = High threshold
10	OUT9_OLA_TH	R/W	0h	Configures high-side driver 9 open load threshold. 0b = Low threshold 1b = High threshold
9	OUT8_OLA_TH	R/W	0h	Configures high-side driver 8 open load threshold. 0b = Low threshold 1b = High threshold
8	OUT7_OLA_TH	R/W	0h	Configures high-side driver 7 open load threshold. 0b = Low threshold 1b = High threshold
7	RSVD_7	R/W	0h	Reserved.
6	RSVD_6	R/W	0h	Reserved.
5	OUT12_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 12.
4	OUT11_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 11.
3	OUT10_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 10.
2	OUT9_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 9.
1	OUT8_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 8.
0	OUT7_OLA_EN	R/W	0h	Enables open load detection circuit for high-side driver 7.

10.24 HS_REG_CNFG1 Register (Offset = 20h) [Reset = 0000h]

HS_REG_CNFG1 is shown in Table 10-26.

Return to the Summary Table.

Configures OUT7 ITRIP settings.

Table 10-26. HS_REG_CNFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	OUT7_OCP_DIS	R/W	0h	Disables second current limit of 2.5A on OUT7 in low RDSON mode. 0b = OUT7 OCP enable 1b = OUT7 OCP disable
9-8	ITRIP_TO_SEL	R/W	0h	Selects the timeout limit for OUT7 ITRIP regulation. 00b = 100 ms 01b = 200 ms 10b = 400 ms 11b = 800 ms
7-6	OUT7_ITRIP_CNFG	R/W	0h	Configures OUT7 ITRIP behavior, fault clearing and latching. 00b = ITRIP fault report only 01b = ITRIP regulation with timeout and driver disable 10b = ITRIP regulation always 11b = ITRIP regulation with timeout and regulation disable
5-4	OUT7_ITRIP_BLK	R/W	0h	Configures OUT7 ITRIP blanking time. 00b = Reserved. 01b = 0 µs 10b = 20 µs 11b = 40 µs
3-2	OUT7_ITRIP_FREQ	R/W	0h	Configures OUT7 ITRIP regulation frequency. 00b = 1.7 kHz 01b = 2.2 kHz 10b = 3 kHz 11b = 4.4 kHz
1-0	OUT7_ITRIP_DG	R/W	0h	Configures OUT7 ITRIP deglitch time. 00b = 48 µs 01b = 40 µs 10b = 32 µs 11b = 24 µs

10.25 HS_REG_CNFG2 Register (Offset = 21h) [Reset = 0000h]

HS_REG_CNFG2 is shown in Table 10-27.

Return to the Summary Table.

Configures constant current mode for each high-side driver.

Table 10-27. HS_REG_CNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	OUT12_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 12. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
12	OUT11_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 11. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
11	OUT10_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 10. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
10	OUT9_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 9. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
9	OUT8_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 8. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
8	OUT7_CCM_TO	R/W	0h	Configures the constant current mode timing and current limit option of high-side output 7. 200 mA for 20 ms = 0b 390 mA for 10 ms = 1b
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	OUT12_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 12.
4	OUT11_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 11.
3	OUT10_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 10.
2	OUT9_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 9.
1	OUT8_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 8.
0	OUT7_CCM_EN	R/W	0h	Enables constant current mode circuit for high-side driver 7.

10.26 HS_PWM_FREQ_CNFG Register (Offset = 22h) [Reset = 0000h]

HS_PWM_FREQ_CNFG is shown in Table 10-28.

Return to the Summary Table.

Configures the frequency for each dedicated PWM generator.

Table 10-28. HS_PWM_FREQ_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11-10	PWM_OUT12_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 12. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved
9-8	PWM_OUT11_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 11. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved
7-6	PWM_OUT10_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 10. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved
5-4	PWM_OUT9_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 9. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved
3-2	PWM_OUT8_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 8. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved
1-0	PWM_OUT7_FREQ	R/W	0h	Configures frequency output of dedicated PWM generator for high-side driver 7. 00b = 108 Hz 01b = 217 Hz 10b = 289 Hz 11b = Reserved

10.27 HEAT_CNFG Register (Offset = 23h) [Reset = 0A3Ch]

HEAT_CNFG is shown in Table 10-29.

Return to the Summary Table.

Configures heater driver and fault responses.

Table 10-29. HEAT_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11-8	HEAT_VDS_LVL	R/W	Ah	Heater MOSFET VDS monitor protection threshold. 0000b = 0.06 V 00001b = 0.08 V 0010b = 0.10 V 0011b = 0.12 V 0100b = 0.14 V 0101b = 0.16 V 0110b = 0.18 V 0111b = 0.2 V 1000b = 0.24 V 1001b = 0.28 V 1010b = 0.32 V 1011b = 0.36 V 1100b = 0.4 V 1101b = 0.44 V 1110b = 0.56 V 1111b = 1 V
7-6	HEAT_VDS_MODE	R/W	0h	Heater MOSFET VDS overcurrent monitor fault mode. 00b = Latched fault. 01b = Cycle by cycle. 10b = Warning report only. 11b = Disabled.
5-4	HEAT_VDS_BLK	R/W	3h	Heater MOSFET VDS monitor blanking time. 00b = 4 µs 01b = 8 µs 10b = 16 µs 11b = 32 µs
3-2	HEAT_VDS_DG	R/W	3h	Heater MOSFET VDS overcurrent monitor deglitch time. 00b = 1 µs 01b = 2 µs 10b = 4 µs 11b = 8 µs
1	HEAT_OLP_EN	R/W	0h	Enables heater offline open load detection circuit.
0	RESERVED	R	0h	Reserved

ADVANCE INFORMATION

10.28 EC_CNFG Register (Offset = 24h) [Reset = 0000h]

EC_CNFG is shown in Table 10-30.

Return to the Summary Table.

Configures electrochrome driver and fault responses.

Table 10-30. EC_CNFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	ECDRV_OL_EN	R/W	0h	When the EC driver is in PVDD Supply/OUT11 Independent EC Mode (OUT11_EC_MODE = 0b), this bit enables the current source for open-load detection on ECFB. This bit can be ignored if the default configuration of EC is used (OUT11_EC_MODE = 1b). 0b = EC Open-load current source disabled 1b = EC Open-load current source enabled
14	ECFB_UV_TH	R/W	0h	Sets the ECFB undervoltage (short to ground) threshold. 0b = 100 mV 1b = 200 mV
13	RSVD_13	R/W	0h	Reserved.
12	RSVD_12	R/W	0h	Reserved.
11-10	ECFB_UV_DG	R/W	0h	Configures undervoltage fault deglitch time. 00b = 20 µs 01b = 50 µs 10b = 100 µs 11b = 200 µs
9-8	ECFB_OV_DG	R/W	0h	Configures overvoltage fault deglitch time. 00b = 20 µs 01b = 50 µs 10b = 100 µs 11b = 200 µs
7-6	ECFB_UV_MODE	R/W	0h	Configures ECFB UV fault response for EC driver. 0b = No action 01b = Report ECFB voltage < ECFB_UV_TH 10b = Report ECFB voltage < ECFB_UV_TH and disable EC driver.
5-4	ECFB_OV_MODE	R/W	0h	Configures ECFB OV fault response for EC driver. 0b = No action 01b = Report ECFB voltage < ECFB_OV_TH 10b = Report ECFB voltage < ECFB_OV_TH and disable EC driver.
3	EC_FLT_MODE	R/W	0h	Configures overcurrent fault response for EC driver. 0b = Hi-Z EC Driver 1b = Retry with OUT7 ITRIP settings
2	ECFB_LS_PWM	R/W	0h	Enables LS PWM discharge for EC load. 0b = No PWM discharge (Fast discharge) 1b = PWM discharge enabled
1	EC_OLEN	R/W	0h	This bit enables the open load detection circuit during EC discharge. 0b = Open load detection disabled during EC discharge 1b = Open load detection enabled during EC discharge
0	ECFB_MAX	R/W	0h	Configures the maximum target voltage for EC. 0b = 1.2 V 1b = 1.5 V

10.29 HS_OCP_DG Register (Offset = 25h) [Reset = 0000h]

HS_OCP_DG is shown in Table 10-31.

Return to the Summary Table.

High-side driver overcurrent deglitch configuration reguration register.

Table 10-31. HS_OCP_DG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11-10	OUT12_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 12. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
9-8	OUT11_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 11. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
7-6	OUT10_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 10. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
5-4	OUT9_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 9. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
3-2	OUT8_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 8. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs
1-0	OUT7_OCP_DG	R/W	0h	Overcurrent deglitch time for high-side driver 7. 00b = 6 µs 01b = 10 µs 10b = 20 µs 11b = 60 µs

10.30 SPARE_CNFG2 Register (Offset = 26h) [Reset = 0000h]

SPARE_CNFG2 is shown in Table 10-32.

Return to the Summary Table.

Spare configuration 2.

Table 10-32. SPARE_CNFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

10.31 SPARE_CNFG3 Register (Offset = 27h) [Reset = 0000h]

SPARE_CNFG3 is shown in Table 10-33.

Return to the Summary Table.

Spare configuration 3.

Table 10-33. SPARE_CNFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

10.32 SPARE_CNFG4 Register (Offset = 28h) [Reset = 0000h]

SPARE_CNFG4 is shown in Table 10-34.

Return to the Summary Table.

Spare configuration 4.

Table 10-34. SPARE_CNFG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	RESERVED	R	0h	Reserved
8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	RESERVED	R	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R	0h	Reserved

11 DRV8000-Q1_CTRL Registers

Table 11-1 lists the memory-mapped registers for the DRV8000-Q1_CTRL registers. All register offset addresses not listed in Table 11-1 should be considered as reserved locations and the register contents should not be modified.

Table 11-1. DRV8000-Q1_CTRL Registers

Offset	Acronym	Register Name	Section
29h	IC_CTRL	IC control register.	Section 11.1
2Ah	GD_HB_CTRL	Gate driver and half-bridge control register.	Section 11.2
2Bh	HS_EC_HEAT_CTRL	High-side driver, EC, and heater driver control register.	Section 11.3
2Ch	OUT7_PWM_DC	OUT7 PWM Duty cycle control register.	Section 11.4
2Dh	OUT8_PWM_DC	OUT8 PWM Duty cycle control register.	Section 11.5
2Eh	OUT9_PWM_DC	OUT9 PWM Duty cycle control register.	Section 11.6
2Fh	OUT10_PWM_DC	OUT10 PWM Duty cycle control register.	Section 11.7
30h	OUT11_PWM_DC	OUT11 PWM Duty cycle control register.	Section 11.8
31h	OUT12_PWM_DC	OUT12 PWM Duty cycle control register.	Section 11.9

Complex bit access types are encoded to fit into small table cells. Table 11-2 shows the codes that are used for access types in this section.

Table 11-2. DRV8000-Q1_CTRL Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

ADVANCE INFORMATION

11.1 IC_CTRL Register (Offset = 29h) [Reset = 006Ch]

IC_CTRL is shown in Table 11-3.

Return to the Summary Table.

Control register to lock and unlock configuration or control registers, and clear faults.

Table 11-3. IC_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	IPROPI_MODE	R/W	0h	Selects IPROPI/PWM2 pin mode between input and output modes. 0b = Output (IPROPI mode) 1b = Input (PWM mode)
12-8	IPROPI_SEL	R/W	0h	Controls IPROPI MUX output between current, voltage, and temperature sense output. 00000b = No output 00001b = OUT1 current sense output 00010b = OUT2 current sense output 00011b = OUT3 current sense output 00100b = OUT4 current sense output 00101b = OUT5 current sense output 00110b = OUT6 current sense output 00111b = OUT7 current sense output 01000b = OUT8 current sense output 01001b = OUT9 current sense output 01010b = OUT10 current sense output 01011b = OUT11 current sense output 01100b = OUT12 current sense output 01101b - 01111b = Reserved. 10000b = PVDD voltage sense output 10001b = Thermal cluster 1 output 10010b = Thermal cluster 2 output 10011b = Thermal cluster 3 output 10100b = Thermal cluster 4 output
7-5	CTRL_LOCK	R/W	3h	Lock and unlock the control registers. Bit settings not listed have no effect. 011b = Unlock all control registers. 110b = Lock the control registers by ignoring further writes except to the IC_CTRL register.
4-2	CNFG_LOCK	R/W	3h	Lock and unlock the configuration registers. Bit settings not listed have no effect. 011b = Unlock all configuration registers. 110b = Lock the configuration registers by ignoring further writes except to the IC_CTRL register.
1	WD_RST	R/W	0h	Watchdog timer restart. 0b by default after power up. Invert this bit to restart the watchdog timer. After written, the bit will reflect the new inverted value.
0	CLR_FLT	R/W	0h	Clear latched fault status information. 0b = Default state. 1b = Clear latched fault bits, resets to 0b after completion. Will also clear SPI fault and watchdog fault status.

11.2 GD_HB_CTRL Register (Offset = 2Ah) [Reset = 0000h]

GD_HB_CTRL is shown in Table 11-4.

Return to the Summary Table.

Gate driver and half-bridge output control register.

Table 11-4. GD_HB_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	S_HIZ2	R/W	0h	Gate driver 2 Hi-Z control bit. Active only in half-bridge input control mode. 0b = Outputs follow IN1/EN signal. 1b = Gate drivers pull-downs are enabled. Half-bridge 1 Hi-Z
14	S_HIZ1	R/W	0h	Gate driver 1 Hi-Z control bit. Active only in half-bridge input control mode. 0b = Outputs follow IN1/EN signal. 1b = Gate drivers pull-downs are enabled. Half-bridge 1 Hi-Z
13	S_IN2	R/W	0h	Control bit for IN1 input signal. Enabled through IN1_MODE bit.
12	S_IN1	R/W	0h	Control bit for IN2 input signal. Enabled through IN2_MODE bit.
11-10	OUT6_CTRL	R/W	0h	Integrated half-bridge output 6 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD
9-8	OUT5_CTRL	R/W	0h	Integrated half-bridge output 5 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD
7-6	OUT4_CTRL	R/W	0h	Integrated half-bridge output 4 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD
5-4	OUT3_CTRL	R/W	0h	Integrated half-bridge output 3 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD
3-2	OUT2_CTRL	R/W	0h	Integrated half-bridge output 2 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD
1-0	OUT1_CTRL	R/W	0h	Integrated half-bridge output 1 control. 00b = OFF 01b = HS ON 10b = LS ON 11b = RSVD

11.3 HS_EC_HEAT_CTRL Register (Offset = 2Bh) [Reset = 0000h]

HS_EC_HEAT_CTRL is shown in Table 11-5.

Return to the Summary Table.

High-side driver, EC, and heater driver output control register.

Table 11-5. HS_EC_HEAT_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	ECFB_LS_EN	R/W	0h	Enables EC discharge with LS MOSFET on ECFB while the EC regulation is active.
14	EC_ON	R/W	0h	Enables the EC output.
13-8	EC_V_TAR	R/W	0h	6-bits of resolution to control the target voltage on ECFB. 0 V to ECFB max (1.2 or 1.5V).
7	HEAT_EN	R/W	0h	Enables heater output.
6	RSVD_6	R/W	0h	Reserved.
5	OUT12_EN	R/W	0h	Enables high-side driver 12.
4	OUT11_EN	R/W	0h	Enables high-side driver 11.
3	OUT10_EN	R/W	0h	Enables high-side driver 10.
2	OUT9_EN	R/W	0h	Enables high-side driver 9.
1	OUT8_EN	R/W	0h	Enables high-side driver 8.
0	OUT7_EN	R/W	0h	Enables high-side driver 7.

11.4 OUT7_PWM_DC Register (Offset = 2Ch) [Reset = 0000h]

OUT7_PWM_DC is shown in Table 11-6.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 7.

Table 11-6. OUT7_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT7_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 7.

11.5 OUT8_PWM_DC Register (Offset = 2Dh) [Reset = 0000h]

OUT8_PWM_DC is shown in Table 11-7.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 8.

Table 11-7. OUT8_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT8_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 8.

11.6 OUT9_PWM_DC Register (Offset = 2Eh) [Reset = 0000h]

OUT9_PWM_DC is shown in Table 11-8.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 9.

Table 11-8. OUT9_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT9_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 9.

11.7 OUT10_PWM_DC Register (Offset = 2Fh) [Reset = 0000h]

OUT10_PWM_DC is shown in Table 11-9.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 10.

Table 11-9. OUT10_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT10_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 10.

11.8 OUT11_PWM_DC Register (Offset = 30h) [Reset = 0000h]

OUT11_PWM_DC is shown in Table 11-10.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 11.

Table 11-10. OUT11_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT11_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 11.

11.9 OUT12_PWM_DC Register (Offset = 31h) [Reset = 0000h]

OUT12_PWM_DC is shown in Table 11-11.

Return to the Summary Table.

10-bit duty cycle control for high-side driver 12.

Table 11-11. OUT12_PWM_DC Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9-0	OUT12_DC	R/W	0h	10-bit resolution control of Duty Cycle for dedicated PWM generator for high-side driver 12.

12 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

12.1 Application Information

The DRV800x-Q1 is a highly configurable mult-channel integrated half-bridge and half-bridge MOSFET gate driver than can be used to drive a variety of different output loads. The design examples below highlight how to use and configure the device for different application use cases.

12.2 Typical Application

The typical application for the DRV8000-Q1 is to control multiple loads in a typical automotive door. These include multiple integrated half-bridges and high-side drivers, an electrochromic mirror driver and external high-side MOSFET driver for a heating element, and an external MOSFET H-bridge driver with current shunt amplifier. A high-level schematic example is shown in DRV8000-Q1 Typical Application below.



Figure 12-1. DRV8000-Q1 Typical Application

12.2.1 Design Requirements

The table below lists a set of example input parameters for the system design.

Table 12-1. Design Parameters

PARAMETER	VALUE
PVDD Supply Voltage Range	9 to 18V
PVDD Nominal Supply Voltage	13.5V
DVDD Logic Supply Voltage Range	3.3V
IPROPI Resistance	1kΩ
H-bridge MOSFET Total Gate Charge	30nC (typical) at V_{GS} = 10V
H-bridge MOSFET Gate to Drain Charge	5nC (typical)
H-bridge MOSFET On Resistance	4mΩ
Target Output Rise Time	750-1000ns
Target Output Faull Time	250-500ns
PWM Frequency	20kHz
Max H-bridge Motor Current	25A
Shunt Resistor Power Capability	3W

12.3 Initialization Setup

12.4 Power Supply Recommendations

12.4.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.



Figure 12-2. Motor Driver Supply Parastics Example

12.5 Layout

12.5.1 Layout Guidelines

Bypass the PVDD pin to the GND pin using a low-ESR ceramic bypass capacitor C_{PVDD1}. Place this capacitor as close to the PVDD pin as possible with a thick trace or ground plane connected to the GND pin. Additionally, bypass the PVDD pin using a bulk capacitor C_{PVDD2} rated for PVDD. This component can be electrolytic. This capacitance must be at least 10 µF. It is acceptable if this capacitance is shared with the bulk capacitance for the external power MOSFETs.

Place a low-ESR ceramic capacitor C_{FLY1} and C_{FLY2} between the CPL1 / CPH1 and CPL2 / CP2H pins. Additionally, place a low-ESR ceramic capacitor C_{VCP} between the VCP and PVDD pins.

Additional bulk capacitance is required to bypass the high current path on the external power MOSFETs of the H-bridge driver. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

For H-bridge driver external MOSFETs, bypass the drain pin to GND plane using a low-ESR ceramic bypass capacitor with appropriate voltage rating. Place this capacitor as close to the MOSFET drain and source pins as possible, with a thick trace or plane connection to GND plane. Place the series gate resistors as close to the MOSFET gate pins as possible.

For the current shunt amplifier, the placement of the sense resistor should be in line with the components of the power stage to minimize trace impedance. If possible, the shunt resistor should also be placed close to the connection to the CSA to decrease the possibility of coupling on other traces on the board.

For high-side current sense, the shunt resistor should be near the star point between the supply and the source of the high-side MOSFETs. For low-side current sense, the shunt resistor should be between the source of the low-side MOSFET and the star point ground connection of the power stage. The remaining components should be placed nearest to the device.

Routing of the sense signals should be done using a differential pair. In a differential pair, both signals are tightly coupled in the layout and the traces must run parallel from the shunt or sense resistor to the CSA at the input of the IC.

Bypass the DVDD pin to the DGND pin with C_{DVDD}. Place this capacitor as close to the pin as possible and minimize the path from the capacitor to the DGND pin. If local bypass capacitors are already present on these power supplies in close proximity of the device to minimize noise, these additional components for DVDD are not required.

For the EC driver, the both the C_{ECDRV} and C_{ECFB} bypass capacitors to GND should be placed as close to the respective pins as possible.

Do not connect the SL pin directly to the GND plane. Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These recommendations allow for more accurate VDS sensing of the external MOSFETs for overcurrent detection.

Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the low-side MOSFET source back to the SL pin.

12.5.2 Layout Example



Figure 12-3. DRV8000-Q1 Component Placement and Layout

The layout screen shot above shows the device component and layout relative to the device. This layout screen shot comes from the device evaluation module. Note that all power supply decoupling capacitors, especially

smaller values, and charge pump capacitors are placed as closed to the pins as possible and are placed on the same layer of the device. All general guidelines outlined in the previous section were follwed in the evaluation module layout design when possible.

13 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

14 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2024	*	Initial release.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

ADVANCE INFORMATION



PACKAGE OUTLINE

RGZ0048M

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGZ0048M — **VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:12X



SOLDER MASK DETAILS

4223578/A 03/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

ADVANCE INFORMATION

EXAMPLE STENCIL DESIGN

RGZ0048M — **VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49
66% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:15X

4223578/A 03/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

RGZ 48 — **VQFN - 1 mm max height**

7 x 7, 0.5 mm pitch — PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224671/A

TEXAS INSTRUMENTS
www.ti.com

ADVANCE INFORMATION

15.1 Package Option Addendum

Packaging Information

Orderable Device	Status	Package Type (1)	Package Drawing	Pins	Package Qty	Eco Plan(2)	Lead/Ball Finish(6)	MSL Peak Temp(3)	Op Temp (°C)	Device Marking(4) (5)
DRV8000QRGZRQ1	PREVIEW	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260-C-168-HR	-40 to 125	PDRV8000

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

15.2 Tape and Reel Information

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8000-Q1	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12	16	Q2

ADVANCE INFORMATION

ADVANCE INFORMATION

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8000QRGZRQ1	VQFN	RGZ	48	2500	367	367	35

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PDRV8000QWRGZRQ1	ACTIVE	VQFN	RGZ	48	2500	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

GENERIC PACKAGE VIEW

RGZ 48

VQFN - 1 mm max height

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224671/A

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265