

# DS90LT012AQ Automotive LVDS Differential Line Receiver

Check for Samples: DS90LT012AQ

## **FEATURES**

- AECQ-100 Grade 1
- -40 to +125°C Temperature Range Operation
- Compatible with ANSI TIA/EIA-644-A Standard
- >400 Mbps (200 MHz) Switching Rates
- 100 ps Differential Skew (Typical)
- 3.5 ns Maximum Propagation Delay
- Integrated Line Termination Resistor (100Ω Typical)
- Single 3.3V power supply design
- Power Down High Impedance on LVDS Inputs
- LVDS Inputs Accept LVDS/CML/LVPECL Signals
- Pinout Simplifies PCB Layout
- Low Power Dissipation (10mW Typical@ 3.3V Static)
- SOT-23 5-Lead Package

# **DESCRIPTION**

The DS90LT012AQ is a single CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology

The DS90LT012AQ accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The DS90LT012AQ includes an input line termination resistor for point-to-point applications.

The DS90LT012AQ and companion LVDS line driver DS90LV011AQ provide a new alternative to high power PECL/ECL devices for high speed interface applications.

# **Connection Diagram**




Figure 1. Top View See Package Number DBV

# **Functional Diagram**




Figure 2. DS90LT012AQ

### **Truth Table**

INPUTS	OUTPUT
[IN+] - [IN-]	TTL OUT
V <sub>ID</sub> ≥ 0V	Н
V <sub>ID</sub> ≤ −0.1V	L
Full Fail-safe OPEN/SHORT or Terminated	Н

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**Absolute Maximum Ratings**(1)(2)

Absolute maximum ratings	
Supply Voltage (V <sub>DD</sub> )	-0.3V to +4V
Input Voltage (IN+, IN-)	−0.3V to +3.9V
Output Voltage (TTL OUT)	$-0.3V$ to $(V_{DD} + 0.3V)$
Output Short Circuit Current	−100mA
Maximum Package Power Dissipation @ +25°C	
DBV Package	794mW
Derate DBV Package	7.22 mW/°C above +25°C
Package Thermal Resistance (4-Layer, 2 oz. Cu, JEDEC)	
$\theta_{JA}$	138.5°C/W
$\theta_{JC}$	107.0°C/W
Lead Temperature Soldering (4 sec.)	+260°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	+135°C
ESD Rating	
HBM <sup>(3)</sup>	>8 kV
MM <sup>(4)</sup>	>250V
CDM <sup>(5)</sup>	>1250V

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

# **Recommended Operating Conditions**

i ÿ	Min	Тур	Max	Units
Supply Voltage (V <sub>DD</sub> )	+3.0	+3.3	+3.6	V
Operating Free Air				
Temperature (T <sub>A</sub> )	-40	25	+125	°C

## **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)

Symbol	Parameter		Conditions		Min	Тур	Max	Units
$V_{TH}$	Differential Input High Threshold	V <sub>CM</sub> dependa	nt on V <sub>DD</sub>	IN+, IN−		-30	0	mV
$V_{TL}$	Differential Input Low Threshold				-100	-30		mV
$V_{CM}$	Common-Mode Voltage	$V_{DD} = 3.0 V to$	3.6V, V <sub>ID</sub> = 100mV		0.10		2.35	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.8V	V <sub>DD</sub> = 3.6V or 0V		-10	±1	+10	μΑ
		$V_{IN} = 0V$			-10	±1	+10	μΑ
		$V_{IN} = +3.6V$	$V_{DD} = 0V$		-20		+20	μΑ
I <sub>IND</sub>	Differential Input Current	$V_{IN+} = +0.4V,$	$V_{IN-} = +0V$		3	2.0	4.4	A
		$V_{IN+} = +2.4V,$	V <sub>IN+</sub> = +2.4V, V <sub>IN-</sub> = +2.0V		3	3.9	4.4	mA
R <sub>T</sub>	Integrated Termination Resistor					100		Ω
C <sub>IN</sub>	Input Capacitance	IN+ = IN- = G	SND			3		pF

Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified (such as V<sub>ID</sub>).

Submit Documentation Feedback

<sup>(2)</sup> All typicals are given for:  $V_{DD} = +3.3V$  and  $T_A = +25$ °C.



## **Electrical Characteristics (continued)**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
$V_{OH}$	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ mV}$	TTL OUT	2.4	3.1		V
		I <sub>OH</sub> = −0.4 mA, Inputs terminated		2.4	3.1		V
		I <sub>OH</sub> = −0.4 mA, Inputs shorted		2.4	3.1		V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$			0.3	0.5	V
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V <sup>(3)</sup>		-15	-50	-100	mA
$V_{CL}$	Input Clamp Voltage	I <sub>CL</sub> = −18 mA		-1.5	-0.7		V
$I_{DD}$	No Load Supply Current	Inputs Open	$V_{DD}$		5.4	9	mA

<sup>(3)</sup> Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.

# **Switching Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)(3)(4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	C <sub>L</sub> = 15 pF	1.0	1.8	3.5	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	V <sub>ID</sub> = 200 mV	1.0	1.7	3.5	ns
t <sub>SKD1</sub>	Differential Pulse Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   (5)	(Figure 3 and Figure 4)	0	100	400	ps
t <sub>SKD3</sub>	Differential Part to Part Skew (6)		0	0.3	1.0	ns
t <sub>SKD4</sub>	Differential Part to Part Skew (7)		0	0.4	2.5	ns
t <sub>TLH</sub>	Rise Time			350	800	ps
t <sub>THL</sub>	Fall Time			175	800	ps
f <sub>MAX</sub>	Maximum Operating Frequency (8)			250		MHz

- (1) All typicals are given for:  $V_{DD} = +3.3V$  and  $T_A = +25$ °C.
- (2) These parameters are ensured by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage, temperature) ranges.
- (3) C<sub>L</sub> includes probe and jig capacitance.
- (4) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z<sub>Ω</sub> = 50Ω, t<sub>r</sub> and t<sub>f</sub> (0% to 100%) ≤ 3 ns for IN±.
- (5) t<sub>SKD1</sub> is the magnitude difference in differential propagation delay time between the positive-going-edge and the negative-going-edge of the same channel.
- (6) t<sub>SKD3</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V<sub>DD</sub> and within 5°C of each other within the operating temperature range.
- (7) t<sub>SKD4</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over the recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max Min| differential propagation delay.
- (8) f<sub>MAX</sub> generator input conditions: t<sub>r</sub> = t<sub>f</sub> < 1 ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35 peak to peak). Output criteria: 60%/40% duty cycle, V<sub>OL</sub> (max 0.4V), V<sub>OH</sub> (min 2.4V), load = 15 pF (stray plus probes).

## **Parameter Measurement Information**




Figure 3. Receiver Propagation Delay and Transition Time Test Circuit

Copyright © 2008–2013, Texas Instruments Incorporated



## **Parameter Measurement Information (continued)**




Figure 4. Receiver Propagation Delay and Transition Time Waveforms

## **Typical Applications**




Figure 5. Balanced System — Point-to-Point Application (DS90LT012AQ)

### APPLICATION INFORMATION

General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes: LVDS Owner's Manual (lit #550062-003), AN-808 (SNLA028), AN-977 (SNLA166), AN-971 (SNLA165), AN-916 (SNLA219), AN-805 (SNOA233), AN-903 (SNLA034).

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of  $100\Omega$ . The internal termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90LT012AQ differential line receiver is capable of detecting signals as low as 100 mV, over a  $\pm 1$ V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift  $\pm 1$ V around this center point. The  $\pm 1$ V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground). The device will operate for receiver input voltages up to  $V_{DD}$ , but exceeding  $V_{DD}$  will turn on the ESD protection circuitry which will clamp the bus voltages.

Submit Documentation Feedback



#### POWER DECOUPLING RECOMMENDATIONS

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1µF and 0.001µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes. A 10µF (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground.

### PC BOARD CONSIDERATIONS

Use at least 4 PCB board layers (top to bottom): LVDS signals, ground, power, TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL signals may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

### **DIFFERENTIAL TRACES**

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result! (Note that the velocity of propagation,  $v = c/E_r$  where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

### **TERMINATION**

The DS90LT012AQ integrates the terminating resistor for point-to-point applications. The resistor value will be between  $90\Omega$  and  $133\Omega$ .

## **THRESHOLD**

The LVDS Standard (ANSI/TIA/EIA-644-A) specifies a maximum threshold of  $\pm 100$ mV for the LVDS receiver. The DS90LT012AQ supports an enhanced threshold region of -100mV to 0V. This is useful for fail-safe biasing. The threshold region is shown in the Voltage Transfer Curve (VTC) in Figure 6. The typical DS90LT012AQ LVDS receiver switches at about -30mV. Note that with  $V_{ID} = 0$ V, the output will be in a HIGH state. With an external fail-safe bias of +25mV applied, the typical differential noise margin is now the difference from the switch point to the bias point. In the example below, this would be 55mV of Differential Noise Margin (+25mV - (-30mV)). With the enhanced threshold region of -100mV to 0V, this small external fail-safe biasing of +25mV (with respect to 0V) gives a DNM of a comfortable 55mV. With the standard threshold region of  $\pm 100$ mV, the external fail-safe biasing would need to be +25mV with respect to +100mV or +125mV, giving a DNM of 155mV which is stronger fail-safe biasing than is necessary for the DS90LT012AQ. If more DNM is required, then a stronger fail-safe bias point can be set by changing resistor values.

Product Folder Links: DS90LT012AQ




Figure 6. VTC of the DS90LT012AQ LVDS Receiver

#### **FAIL SAFE BIASING**

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to VDD thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the  $5k\Omega$  to  $15k\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194 (SNLA051), "Failsafe Biasing of LVDS Interfaces" for more information.

#### PROBING LVDS TRANSMISSION LINES

Always use high impedance (>  $100k\Omega$ ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results.

## CABLES AND CONNECTORS, GENERAL COMMENTS

When choosing cable and connectors for LVDS it is important to remember:

Use controlled impedance media. The cables and connectors you use should have a matched differential impedance of about  $100\Omega$ . They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver.

For cable distances < 0.5M, most cables can be made to work effectively. For distances  $0.5M \le d \le 10M$ , CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.

#### PIN DESCRIPTIONS

Package Pin Number	Pin Name	Description				
SOT-23	Fill Name	Description				
4	IN-	Inverting receiver input pin				
3	IN+	Non-inverting receiver input pin				
5	TTL OUT	Receiver output pin				
1	$V_{DD}$	Power supply pin, +3.3V ± 0.3V				
2	GND	Ground pin				

Submit Documentation Feedback





# **REVISION HISTORY**

CI	hanges from Revision D (April 2013) to Revision E	Pag	E
•	Changed layout of National Data Sheet to TI format		6



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LT012AQMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N03Q	Samples
DS90LT012AQMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N03Q	Samples
DS90LT012AQMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N03Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LT012AQMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DS90LT012AQMFE/NOP B	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DS90LT012AQMFX/NOP B	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 20-Dec-2016



### \*All dimensions are nominal

7 till difficilities die fremman							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LT012AQMF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
DS90LT012AQMFE/NOPB	SOT-23	DBV	5	250	210.0	185.0	35.0
DS90LT012AQMFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated