


INA351 Cost and Size Optimized, Low Power, 1.8-V to 5.5-V Selectable Gain Instrumentation Amplifier with Integrated Reference Buffer

1 Features

- Designed for size, cost, and power conscious applications
- Selectable gain options with integrated reference buffer
 - $G = 10$ or $G = 20$ (INA351ABS)
 - $G = 30$ or $G = 50$ (INA351CDS)
- Space saving ultra-small package options
 - 10-pin X2QFN (RUG) – 3 mm²
 - 8-pin WSON (DSG) – 4 mm²
 - 8-pin SOT23-THN (DDF) – 4.64 mm²
- Optimized performance for 10-bit to 14-bit systems
 - CMRR: 95 dB (typical) across all gains
 - Offset voltage: 0.2 mV (typical) across all gains
 - Gain error (typical):
 - 0.015% for $G = 10$, $G = 50$
 - 0.020% for $G = 20$, $G = 30$
- Bandwidth: 100 kHz for $G = 10$ (typical)
- Drives 500 pF with less than 20% overshoot (typical)
- Optimized quiescent current: 110 μ A (typical)
- Shutdown option for power conscious applications
- Supply range: 1.8 V (± 0.9 V) to 5.5 V (± 2.75 V)
- Specified temperature range: -40°C to 125°C

2 Applications

- Bridge network sensing
- Differential to single-ended conversion
- [Weigh scale](#)
- [Analog input module](#)
- [Flow transmitter](#)
- [Wearable fitness and activity monitor](#)
- [Blood glucose monitor](#)
- Pressure and temperature sensing



Note: 90 k Ω for INA351ABS and 145 k Ω for INA351CDS

Simplified Internal Schematic

3 Description

INA351 is a selectable-gain instrumentation amplifier with integrated reference buffer that offers four gain options across INA351ABS and INA351CDS variants available in small packages. INA351ABS has gain options of 10 or 20 and INA351CDS has gain options of 30 or 50. These gain options can be selected by toggling the gain select (GS) pin. INA351 is an excellent choice for bridge-type sensing and for differential to single-ended conversion applications.

Built with precision matched integrated resistors, INA351 saves on BOM costs, pick-and-place machine handling costs, and board space by removing the need for precise or closely-matched external resistors. The INA351 can interface directly to low-speed, 10-bit to 14-bit, analog-to-digital converters (ADC) and is an excellent choice for replacing discrete implementation of instrumentation amplifiers built with commodity amplifiers and discrete resistors.

Designed with the three-amplifier architecture, INA351 is optimized for delivering performance. The device achieves 86 dB of minimum CMRR and an accurate 0.1% of maximum gain error, along with 1.3 mV of maximum offset across all gain options, while consuming just 135 μ A of maximum quiescent current. INA351 has an integrated shutdown option to turn off the amplifier when idle for additional power savings in battery powered applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
INA351ABS	DSG (WSON, 8)	2.00 mm \times 2.00 mm
	DDF (SOT-23, 8) ⁽²⁾	1.60 mm \times 2.90 mm
	RUG (X2QFN, 10)	1.50 mm \times 2.00 mm
INA351CDS	DSG (WSON, 8)	2.00 mm \times 2.00 mm
	DDF (SOT-23, 8) ⁽²⁾	1.60 mm \times 2.90 mm
	RUG (X2QFN, 10)	1.50 mm \times 2.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

(2) This package is preview only.



Table of Contents

1 Features	1	8.4 Device Functional Modes.....	24
2 Applications	1	9 Application and Implementation	25
3 Description	1	9.1 Application Information.....	25
4 Revision History	2	9.2 Typical Applications.....	27
5 Device Comparison Table	3	9.3 Power Supply Recommendations.....	29
6 Pin Configuration and Functions	3	9.4 Layout.....	30
7 Specifications	5	10 Device and Documentation Support	31
7.1 Absolute Maximum Ratings.....	5	10.1 Device Support.....	31
7.2 ESD Ratings.....	5	10.2 Documentation Support.....	31
7.3 Recommended Operating Conditions.....	5	10.3 Receiving Notification of Documentation Updates..	31
7.4 Thermal Information.....	5	10.4 Support Resources.....	31
7.5 Electrical Characteristics.....	6	10.5 Trademarks.....	31
7.6 Typical Characteristics.....	8	10.6 Electrostatic Discharge Caution.....	31
8 Detailed Description	19	10.7 Glossary.....	31
8.1 Overview.....	19	11 Mechanical, Packaging, and Orderable Information	31
8.2 Functional Block Diagram.....	19		
8.3 Feature Description.....	20		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (February 2023) to Revision C (May 2023)	Page
• Deleted the preview tag from <i>Package Information</i> for INA351 RUG RTM.....	1
• Deleted the preview tag from <i>Device Comparison Table</i> for INA351 RUG RTM.....	3
• Deleted preview footnote from <i>Thermal Information</i> table for INA351 X2QFN (RUG) RTM.....	5

Changes from Revision A (December 2022) to Revision B (February 2023)	Page
• Deleted the preview tag from <i>Package Information</i> for INA351CDSIDSGR RTM.....	1
• Deleted the preview tag from <i>Device Comparison Table</i> for INA351CDSIDSGR RTM.....	3
• Deleted preview footnote from <i>Electrical Characteristics</i> and <i>Thermal Information</i> table for INA351CDSIDSGR RTM.....	5

Changes from Revision * (December 2022) to Revision A (December 2022)	Page
• Added footnote for Reference gain error specification in <i>Electrical Characteristics</i> table.....	5

5 Device Comparison Table

DEVICE	NO. OF CHANNELS	PACKAGE LEADS		
		SOT-23-8 DDF ⁽¹⁾	WSON DSG	X2QFN RUG
INA351ABS	1	8	8	8
INA351CDS	1	8	8	8

(1) Package is preview only.

6 Pin Configuration and Functions





Figure 6-1. DDF Package, 8-Pin SOT-23 (Top View)




Note: Connect Thermal Pad to (V-)

Figure 6-2. DSG Package, 8-Pin WSON With Exposed Thermal Pad (Top View)

Table 6-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN-	2	I	Negative (inverting) input
IN+	3	O	Positive (non-inverting) input
OUT	6	—	Output
REF	5	—	Reference input. This pin internally connects to a reference buffer amplifier in G = 1, unity gain follower configuration.
GS	1	I	Gain select – logic low (G = 10 for INA351ABS and G = 30 for INA351CDS) Gain select – logic high (G = 20 for INA351ABS and G = 50 for INA351CDS) Gain select – no connect (G = 20 for INA351ABS and G = 50 for INA351CDS)
SHDN	8	I	Shutdown – logic high (device enabled) Shutdown – logic low (device disabled) Shutdown – no connect (device enabled)
V-	4	—	Negative supply
V+	7	—	Positive supply

(1) I = input, O = output



**Figure 6-3. RUG Package,
10-Pin X2QFN
(Top View)**

Table 6-2. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN-	2	I	Negative (inverting) input
IN+	3	O	Positive (noninverting) input
OUT	7	—	Output
REF	6	—	Reference input. This pin internally connects to a reference buffer amplifier in G = 1, unity gain follower configuration.
GS	1	I	Gain select – logic low (G = 10 for INA351ABS and G = 30 for INA351CDS) Gain select – logic high (G = 20 for INA351ABS and G = 50 for INA351CDS) Gain select – no connect (G = 20 for INA351ABS and G = 50 for INA351CDS)
$\overline{\text{SHDN}}$	9	I	Shutdown – logic high (device enabled) Shutdown – logic low (device disabled) Shutdown – no connect (device enabled)
V-	4	—	Negative supply
V+	8	—	Positive supply
NC	5, 10	—	No connect

(1) I = input, O = output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	6	V
Signal input pins	Common mode voltage ⁽²⁾	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage ⁽³⁾		$V_S + 0.2$	V
	Current ⁽²⁾	-10	10	mA
Output short-circuit ⁽⁴⁾		Continuous		
Operating Temperature, T_A		-55	150	°C
Junction Temperature, T_J			150	
Storage Temperature, T_{stg}		-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less
- (3) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.
- (4) Short-circuit to $V_S / 2$.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage $V_S = (V+) - (V-)$	Single-supply	1.8	5.5	V
	Dual-supply	±0.9	±2.75	
Input Voltage Range		$(V-)$	$(V+)$	V
Specified temperature		Specified temperature		°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA351ABS, INA351CDS			UNIT
		DDF (SOT-23-THN) ⁽²⁾	DSG (WSON)	RUG (X2QFN)	
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	172.1	80.3	174.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	90.1	100.4	63.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	88.2	46.4	99.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.3	5.3	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	88.0	46.4	99.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	21.9	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The package is for preview only.

7.5 Electrical Characteristics

For $V_S = (V_+) - (V_-) = 1.8 \text{ V to } 5.5 \text{ V}$ ($\pm 0.9 \text{ V to } \pm 2.75 \text{ V}$) at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S/2$, $G = 10$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S/2$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0 \text{ V}$ and $V_{OUT} = V_S/2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT							
V_{OSI}	Offset Voltage, RTI ⁽¹⁾	$V_S = 5.5 \text{ V}$, $G = 10, 20, 30, 50$	$T_A = 25^\circ\text{C}$		± 0.2	± 1.3	mV
	Offset Voltage over T, RTI ⁽¹⁾	$V_S = 5.5 \text{ V}$, $G = 10, 20, 30, 50$	$T_A = -40^\circ\text{C to } 125^\circ\text{C}$			± 1.4	mV
	Offset temp drift, RTI ⁽²⁾	$V_S = 5.5 \text{ V}$, $G = 10, 20, 30, 50$	$T_A = -40^\circ\text{C to } 125^\circ\text{C}$		± 0.65		$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$G = 10, 20, 30, 50$	$T_A = 25^\circ\text{C}$		20	75	$\mu\text{V}/\text{V}$
Z_{IN-DM}	Differential Impedance				$100 \parallel 5$		$\text{G}\Omega \parallel \text{pF}$
Z_{IN-CM}	Common Mode Impedance				$100 \parallel 9$		$\text{G}\Omega \parallel \text{pF}$
V_{CM}	Input Stage Common Mode Range ⁽³⁾			(V-)		(V+)	V
CMRR DC	Common-mode rejection ratio, RTI	$G = 10, 20, 30, 50$, $V_{CM} = (V_-) + 0.1 \text{ V to } (V_+) - 1 \text{ V}$, High CMRR Region	$V_S = 5.5 \text{ V}$, $V_{REF} = V_S/2$	86	95		dB
		$G = 10, 20, 30, 50$, $V_{CM} = (V_-) + 0.1 \text{ V to } (V_+) - 1 \text{ V}$, High CMRR Region	$V_S = 3.3 \text{ V}$, $V_{REF} = V_S/2$		94		
		$G = 10, 20, 30, 50$, $V_{CM} = (V_-) + 0.1 \text{ V to } (V_+) - 0.1 \text{ V}$	$V_S = 5.5 \text{ V}$, $V_{REF} = V_S/2$	62	75		
BIAS CURRENT							
I_B	Input bias current	$V_{CM} = V_S/2$			± 0.65		pA
I_{OS}	Input offset current	$V_{CM} = V_S/2$			± 0.25		pA
NOISE VOLTAGE							
e_{NI}	Input referred voltage noise density ⁽⁵⁾	$G = 10, 20, 30, 50$	$f = 1 \text{ kHz}$		36		$\text{nV}/\sqrt{\text{Hz}}$
		$G = 10, 20, 30, 50$	$f = 10 \text{ kHz}$		35		
E_{NI}	Input referred voltage noise ⁽⁵⁾	$G = 10$, $f_B = 0.1 \text{ Hz to } 10 \text{ Hz}$			3.2		μV_{PP}
i_n	Input current noise	$f = 1 \text{ kHz}$	$f = 1 \text{ kHz}$		22		$\text{fA}/\sqrt{\text{Hz}}$
GAIN							
GE	Gain error ⁽⁴⁾	$G = 10$, $V_{REF} = V_S/2$	$V_O = (V_-) + 0.1 \text{ V to } (V_+) - 0.1 \text{ V}$		± 0.015	± 0.10	%
		$G = 20$, $V_{REF} = V_S/2$			± 0.020	± 0.10	
	$G = 30$, $V_{REF} = V_S/2$			± 0.020	± 0.10		
	$G = 50$, $V_{REF} = V_S/2$			± 0.015	± 0.10		
OUTPUT							
V_{OH}	Positive rail headroom	$R_L = 10 \text{ k}\Omega$ to $V_S/2$			15	30	mV
V_{OL}	Negative rail headroom	$R_L = 10 \text{ k}\Omega$ to $V_S/2$			15	30	mV
C_L Drive	Load capacitance drive	$V_O = 100 \text{ mV step}$, Overshoot < 20%			500		pF
Z_O	Closed-loop output impedance	$f = 10 \text{ kHz}$			51		Ω
I_{SC}	Short-circuit current	$V_S = 5.5 \text{ V}$			± 20		mA
FREQUENCY RESPONSE							
BW	Bandwidth, -3 dB	$G = 10$	$V_{IN} = 10 \text{ mV}_{pk-pk}$		100		kHz
		$G = 20$			50		
	Bandwidth, -3 dB	$G = 30$			40		
		$G = 50$			25		
THD + N	Total harmonic distortion + noise	$V_S = 5.5 \text{ V}$, $V_{CM} = 2.75 \text{ V}$, $V_O = 1 \text{ V}_{RMS}$, $G = 10$, $R_L = 100 \text{ k}\Omega$ $f = 1 \text{ kHz}$, 80-kHz measurement BW			0.035		%
EMIRR	Electro-magnetic interference rejection ratio	$f = 1 \text{ GHz}$, $V_{IN_EMIRR} = 100 \text{ mV}$			96		dB
SR	Slew rate	$V_S = 5 \text{ V}$, $V_O = 2 \text{ V step}$, $G = 10, 20, 30, 50$			0.20		$\text{V}/\mu\text{s}$

7.5 Electrical Characteristics (continued)

For $V_S = (V_+) - (V_-) = 1.8\text{ V to }5.5\text{ V}$ ($\pm 0.9\text{ V to } \pm 2.75\text{ V}$) at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S/2$, $G = 10$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$ and $V_{OUT} = V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_s	Settling time	$G = 10$, T_o 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		14		μs
		$G = 10$, T_o 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		24		
		$G = 20$, T_o 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		20		
		$G = 20$, T_o 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		30		
	Settling time	$G = 30$, T_o 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		30		
		$G = 30$, T_o 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		40		
		$G = 50$, T_o 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		45		
		$G = 50$, T_o 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		55		
Overload recovery		$V_{IN} = 1\text{ V}$, $G = 10$		8		μs
REFERENCE BUFFER						
REF - V_{IN}	Linear input voltage range	$V_S = 5.5\text{ V}$	$(V_-) + 0.1$		$(V_+) - 0.1$	V
REF - G	Reference gain to output			1		V/V
REF - GE	Reference gain error ⁽⁴⁾	$V_S = 5.5\text{ V}$		± 0.015	± 0.10	%
REF - Z_{IN}	Input impedance	$V_S = 5.5\text{ V}$		100 5		$\text{G}\Omega$ pF
REF - I_B	Reference pin bias current	$V_S = 5.5\text{ V}$		± 0.65		μA
POWER SUPPLY						
V_S	Power-supply voltage	Single-supply	1.7		5.5	V
		Dual-supply		± 0.85	± 2.75	
I_Q	Quiescent current	$V_{IN} = 0\text{ V}$		110	135	μA
		$T_A = -40^\circ\text{C to }125^\circ\text{C}$			147	
I_{QSD}	Quiescent current per amplifier	All amplifiers disabled, $\overline{\text{SHDN}} = V_-$		0.85	1.5	μA
V_{IL}	Logic low threshold voltage (Gain Select)	$G = 10$ for INA351ABS, $G = 30$ for INA351CDS			$(V_-) + 0.2\text{ V}$	V
V_{IH}	Logic high threshold voltage (Gain Select)	$G = 20$ for INA351ABS, $G = 50$ for INA351CDS	$(V_-) + 1\text{ V}$			V
t_{ON}	Amplifier enable time (full shutdown) ⁽⁶⁾	$G = 10$, $V_{CM} = V_S / 2$, $V_O = 0.9 \times V_S / 2$, R_L connected to V_-		100		μs
t_{OFF}	Amplifier disable time ⁽⁶⁾	$G = 10$, $V_{CM} = V_S / 2$, $V_O = 0.1 \times V_S / 2$, R_L connected to V_-		5		μs
	$\overline{\text{SHDN}}$ pin input bias current (per pin)	$(V_+) \geq \overline{\text{SHDN}} \geq (V_-) + 1\text{ V}$		10		nA
	$\overline{\text{SHDN}}$ pin input bias current (per pin)	$(V_-) \leq \overline{\text{SHDN}} \leq (V_-) + 0.2\text{ V}$		175		nA

- Total offset, referred-to-input (RTI): $V_{OS} = (V_{OSI}) + (V_{OSO} / G)$.
- Offset drifts are uncorrelated. Input-referred offset drift is calculated using: $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}]^2 + (\Delta V_{OSO} / G)^2}$
- Input common mode voltage range of the just the input stage of the instrumentation amplifier. The entire INA351 input range depends on the combination input common-mode voltage, differential voltage, gain, reference voltage and power supply voltage. *Typical Characteristic* curves will be added with more information.
- Min and Max values are specified by characterization.
- Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}]^2 + (e_{NO} / G)^2}$
- Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the $\overline{\text{SHDN}}$ pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

7.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-1. Typical Distribution of Input Referred Offset Voltage




Figure 7-2. Typical Distribution of Input Referred Offset Drift




Figure 7-3. Typical Distribution of Input Bias Current




Figure 7-4. Typical Distribution of Input Offset Current




Figure 7-5. Typical Distribution of Input Bias Current




Figure 7-6. Typical Distribution of Input Offset Current

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-7. Typical Distribution of CMRR




Figure 7-8. Typical Distribution of CMRR




Figure 7-9. Typical Distribution of CMRR




Figure 7-10. Typical Distribution of CMRR




Figure 7-11. Typical Distribution of Gain Error




Figure 7-12. Typical Distribution of Gain Error

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-13. Typical Distribution of Gain Error




Figure 7-14. Typical Distribution of Gain Error




Figure 7-15. Input Referred Offset Voltage vs Temperature




Figure 7-16. Input Bias Current vs Temperature




Figure 7-17. Input Offset Current vs Temperature




Figure 7-18. Quiescent Current vs Temperature

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V+) - (V-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-19. Shutdown Quiescent Current vs Temperature




Figure 7-20. Short Circuit Current vs Temperature




Figure 7-21. Gain Error vs Temperature






Figure 7-22. CMRR vs Temperature



$V+ = 2.75\text{ V}$ and $V- = -2.75\text{ V}$

Figure 7-23. Input Referred Offset Voltage vs Input Common-Mode Voltage



$V+ = 1.65\text{ V}$ and $V- = -1.65\text{ V}$

Figure 7-24. Input Referred Offset Voltage vs Input Common-Mode Voltage

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V+) - (V-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-25. Input Bias Current vs Input Common-Mode Voltage




Figure 7-26. Input Offset Current vs Input Common-Mode Voltage




Figure 7-27. Quiescent Current vs Input Common-Mode Voltage




Figure 7-28. Input Referred Offset Voltage vs Supply Voltage




Figure 7-29. Quiescent Current vs Supply Voltage




Figure 7-30. Output Voltage vs Output Current (Sourcing)

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-31. Output Voltage vs Output Current (Sinking)




Figure 7-32. Closed-Loop Gain vs Frequency




Figure 7-33. CMRR (Referred to Input) vs Frequency




Figure 7-34. PSRR+ (Referred to Input) vs Frequency




Figure 7-35. PSRR- (Referred to Input) vs Frequency




Figure 7-36. Input Referred Voltage Noise Spectral Density

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-37. 0.1 Hz to 10 Hz Voltage Noise in Time Domain




Figure 7-38. Closed-Loop Output Impedance vs Frequency






Figure 7-39. Maximum Output Voltage vs Frequency



$V_S = 5.5\text{ V}$ $BW = 80\text{ kHz}$ $V_{CM} = 2.75\text{ V}$
 $R_L = 10\text{ k}\Omega$ $V_{OUT} = 0.5\text{ V}_{RMS}$

Figure 7-40. THD + N Frequency



$V_S = 5.5\text{ V}$ $BW = 80\text{ kHz}$ $V_{CM} = 2.75\text{ V}$
 $R_L = 100\text{ k}\Omega$ $V_{OUT} = 1\text{ V}_{RMS}$

Figure 7-41. THD + N Frequency




Figure 7-42. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-43. Small-Signal Overshoot vs Capacitive Load




Figure 7-44. Small-Signal Overshoot vs Capacitive Load




Figure 7-45. Small-Signal Overshoot vs Capacitive Load




Figure 7-46. Small-Signal Overshoot vs Capacitive Load




Figure 7-47. Large Signal Step Response




Figure 7-48. Large Signal Settling Time (Falling Edge)

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-49. Large Signal Settling Time (Rising Edge)




Figure 7-50. Large Signal Step Response




Figure 7-51. Small-Signal Step Response




Figure 7-52. Small-Signal Step Response




Figure 7-53. Over-Load Recovery (Rising Edge)










Figure 7-54. Over-Load Recovery (Falling Edge)

7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V+) - (V-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)



7.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




Figure 7-61. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)




Figure 7-62. Input Common-Mode Voltage vs Output Voltage




Figure 7-63. Input Common-Mode Voltage vs Output Voltage




Figure 7-64. Input Common-Mode Voltage vs Output Voltage




Figure 7-65. Input Common-Mode Voltage vs Output Voltage

8 Detailed Description


8.1 Overview

INA351 is a selectable gain instrumentation amplifier with integrated reference buffer designed to provide an integrated, small size, cost-effective solution for applications employing general purpose INAs or discrete implementation of INAs using commodity amplifiers and resistors. The device incorporates a three op amp INA architecture integrating three operational amplifiers and seven precision matched integrated resistors. INA351 is suitable for use in 10-bit to 14-bit systems without any additional effort, but calibrating offset and gain error at a system level can further improve system resolution and accuracy, enabling use in precision applications.

One of the key features of INA351 is that the device does not need any external resistors to set the gain. Often these external resistors require tighter tolerance and careful routing, which adds to system complexity and cost. INA351 is offered in four gain options across two variants. INA351ABS has two gain options of 10 and 20. INA351CDS has two other gain options of 30 and 50. Gains can be selected by connecting the GS pin to logic high or logic low. Note that the GS pin can be left floating as well, as the pin is designed with an internal pull up to default to the same configuration as GS tied logic high.

The INA351 is designed for industrial applications leveraging pressure and temperature sensing via bridge-type sensor networks and load cells. The device can also be used in space-constrained applications such as patient monitoring, sleep diagnostics, electronic hospital beds, and blood glucose monitoring for voltage sensing and differential to single-ended conversion. INA351 can enable these applications to reduce their overall size through the use of tiny packages, including a 2-mm × 1.5-mm X2QFN package and a 2-mm × 2-mm WSON package.

8.2 Functional Block Diagram



Note: 90 kΩ for INA351ABS and 145 kΩ for INA351CDS

Simplified Internal Schematic

8.3 Feature Description

8.3.1 Gain-Setting

The gain equation of INA351ABS can be given by [Equation 1](#):

$$G = 1 + \frac{180 \text{ k}\Omega}{R_G} \quad (1)$$

The value of the internal gain resistor R_G for INA351ABS can then be derived from the gain equation:

$$R_G = \frac{180 \text{ k}\Omega}{G - 1} \quad (2)$$

Similarly The gain equation of INA351CDS can be given by [Equation 3](#):

$$G = 1 + \frac{290 \text{ k}\Omega}{R_G} \quad (3)$$

The value of the internal gain resistor R_G for INA351CDS can then be derived from the gain equation:

$$R_G = \frac{290 \text{ k}\Omega}{G - 1} \quad (4)$$

[Table 8-1](#) provides how to choose different gain options across INA351ABS and INA351CDS. The 60-k Ω , 90-k Ω , and 145-k Ω resistors mentioned are all typical values of the on-chip resistors.

Table 8-1. Gain Selection Table

DEVICE	GAIN SELECT (GS)	SELECTED GAIN
INA351ABS	High or No Connect	20
	Low	10
INA351CDS	High or No Connect	50
	Low	30

8.3.1.1 Gain Error and Drift


Gain error in INA351 is limited by the mismatch of the integrated precision resistors and is specified based on characterization results. Gain error of maximum 0.1% can be expected for all gains of 10, 20, 30 and 50. Gain drift in INA351 is limited by the slight mismatch of the temperature coefficient of the integrated resistors. Since these integrated resistors are precision matched with low temperature coefficient resistors to begin with, the overall gain drift is much better in comparison to discrete implementation of the instrumentation amplifiers built using external resistors.

8.3.2 Input Common-Mode Voltage Range

INA351 has two gain stages, the first stage has a common-mode gain of 1 and a differential gain set by the GS pin. The second stage is configured in a difference-amplifier configuration with differential gain of 1 and ideally rejects all of the input common mode completely. The second stage also provides a gain of 1 from REF pin to set the output common-mode voltage.

The linear input voltage range of the INA351, even for a rail-to-rail first stage, is dictated by both the signal swing at output of the first stage as well as the input common-mode voltage range output swing of the second stage. In order to maximize performance, it is critical to keep the INA351 within its linear range for a given combination of gain, reference, and input common-mode voltage for a particular input differential. Input common-mode voltage (V_{CM}) vs output voltage graphs (V_{OUT}) in this section show a particular reference voltage and gain configuration to outline the linear performance region of INA351. A good common-mode rejection can be expected when operating within the limits of the V_{CM} vs V_{OUT} graph. Note that the INA351 linear input voltage cannot be close to or extend beyond the supply rails, as the output of the first stage will be driven into saturation.

The common-mode range for the most common operating conditions is outlined as follows. Figure 8-1 shows the region of operation where a minimum of 86 dB can be achieved. Figure 8-2 has much wider region of operation with a lower minimum CMRR of 62 dB, because the input signal crosses over the transition region of the input pairs to achieve rail-to-rail operation. The common-mode range for other operating conditions is best calculated with the INA V_{CM} vs V_{OUT} tool located under the *Amplifiers and Comparators* section of the [Analog Engineer's Calculator](#) on ti.com. INA351-HCM model can be specifically used for applications requiring high CMRR and corresponds to performance shown in Figure 8-1. INA351xxS model can be used for applications where the input common mode can be expected to vary rail-to-rail and the model corresponds to performance shown in Figure 8-2 where CMRR drops to 62-dB minimum.



8.3.3 EMI Rejection

The INA351 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the INA351 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 8-3 shows the results of this testing on the INA351. Table 8-2 provides the EMIRR IN+ values for the INA351 at particular frequencies commonly encountered in real-world applications. The [EMI Rejection Ratio of Operational Amplifiers](#) application report contains detailed information on the topic of EMIRR performance relating to op amps and is available for download from [www.ti.com](#).




Figure 8-3. EMIRR Testing

Table 8-2. INA351 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	92 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	96 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	100 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	108 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	106.5 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	105 dB

8.3.4 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian (bell curve)*, or *normal* distributions, and circuit designers can leverage this information to guard band their system, even when there is not a minimum or maximum specification in the [Electrical Characteristics](#) table.




Figure 8-4. Ideal Gaussian Distribution

Figure 8-4 shows an example distribution, where μ , or mu , is the mean of the distribution, and where σ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of the [Electrical Characteristics](#) table are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, the INA351 typical input voltage offset is 200 μV , so 68.2% of all INA351 devices are expected to have an offset from $-200 \mu\text{V}$ to $+200 \mu\text{V}$. At 4σ ($\pm 800 \mu\text{V}$), 99.9937% of the distribution has an offset voltage less than $\pm 800 \mu\text{V}$, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are verified by TI, and units outside these limits are removed from production material. For example, the INA351 family has a maximum offset voltage of 1.3 mV at 25°C , and even though this corresponds to 6σ (≈ 1 in 500 million units), which is extremely unlikely, TI verifies that any unit with larger offset than 1.3 mV are removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guard band for your application, and design worst-case conditions using this value. As stated earlier, the $6\text{-}\sigma$ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guard band to design a system around. In this case, the INA351 family does not have a maximum or minimum for offset voltage drift, but based on [Figure 7-2](#) and the typical value of $0.65 \mu\text{V}/^\circ\text{C}$ in the [Electrical Characteristics](#) table, the $6\text{-}\sigma$ value for offset voltage drift can be calculated to $3.9 \mu\text{V}/^\circ\text{C}$. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset drift without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot verify the performance of a device. This information must be used only to estimate the performance of a device.

8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. [Figure 8-5](#) shows the ESD circuits contained in the INA351 devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where these diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 8-5. Equivalent Internal ESD Circuitry

8.4 Device Functional Modes

The INA351 has a shutdown or disable mode to enable power savings in battery powered applications. The shutdown mode has a maximum quiescent current of just 1.25 μA , which is 100 times lower from the quiescent current when the amplifier is powered-on or enabled.

INA351 enters disable mode when the $\overline{\text{SHDN}}$ pin is tied low. INA351 is enabled when the $\overline{\text{SHDN}}$ pin is tied high. A no connection or a floating $\overline{\text{SHDN}}$ pin enables or powers-on the INA as the pin has an internal pull up current to default to the same configuration as $\overline{\text{SHDN}}$ pin tied high.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Reference Pin

The output voltage of the INA351 is developed with respect to the voltage on the reference pin (REF). Often in dual-supply operation, REF pin connects to the system ground. However, in single-supply operation, offsetting the output signal to a precise mid-supply level is useful and required (for example, 2.75-V in a 5.5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA can drive a single-supply ADC. Traditionally, this is accomplished using an external reference buffer as shown in Figure 9-1.

INA351 has an integrated reference buffer amplifier configured in unity gain, voltage follower configuration internal to the amplifier as shown in Figure 8-1. This allows INA351 to be directly connected to a resistive divider without any need for an external reference buffer amplifier as shown in Figure 9-2.




Figure 9-1. INA350 / Traditional INA – External Reference Buffer Required





Figure 9-2. INA351 with Integrated Reference Buffer – No External Reference Buffer Required

9.1.2 Input Bias Current Return Path

The input impedance of the INA351 is extremely high, but a path must be provided for the input bias current of both inputs. This input bias current is typically a few pico amps but at high temperature this can be a few nano amps. High input impedance means that the input bias current changes little with varying input voltage.

For proper operation, input circuitry must provide a path for this input bias current. [Figure 9-3](#) shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA351, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example in [Figure 9-3](#)). With a higher source impedance, use two equal resistors to provide a balanced input, with the possible advantages of a lower input offset voltage as a result of bias current, and better high-frequency common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-3. Providing an Input Common-Mode Current Path

9.2 Typical Applications

9.2.1 Resistive-Bridge Pressure Sensor

The INA351 is an integrated instrumentation amplifier that measures small differential voltages while simultaneously rejecting larger common-mode voltages. The device offers a low power consumption of 110 μA (typical) and has a smaller form factor.

The device is designed for portable applications where sensors measure physical parameters, such as changes in fluid, pressure, temperature, or humidity. An example of a pressure sensor used in the medical sector is in portable infusion pumps or dialysis machines.

The pressure sensor is made of a piezo-resistive element that can be derived as a classical 4-resistor Wheatstone bridge.

Occlusion (infusion of fluids, medication, or nutrients) happens only in one direction, and therefore can only cause the resistive element (R) to expand. This expansion causes a change in voltage on one leg of the Wheatstone bridge, which induces a differential voltage V_{DIFF} .

Figure 9-4 shows an example circuit for an occlusion pressure sensor application, as required in infusion pumps. When blockage (occlusion) occurs against a set-point value, the tubing depresses, thus causing the piezo-resistive element to expand (Node AD: $R + \Delta R$). The signal chain connected to the bridge downstream processes the pressure change and can trigger an alarm.




Figure 9-4. Resistive-Bridge Pressure Sensor

Low-tolerance bridge resistors must be used to minimize the offset and gain errors.

Given that there is only a positive differential voltage applied, this circuit is laid out in single-ended supply mode. The excitation voltage, V_{EXT} , to the bridge must be precise and stable; otherwise, measurement errors can be introduced.

9.2.1.1 Design Requirements

For this application, the design requirements are as provided in [Table 9-1](#).

Table 9-1. Design Requirements

DESCRIPTION	VALUE
Single supply voltage	$V_S = 5.5\text{ V}$
Excitation voltage	$V_{EXT} = 5.0\text{ V}$
Occlusion pressure range	$P = 1\text{ psi to }12\text{ psi, increments of }P = 0.5\text{ psi}$
Occlusion pressure sensitivity	$S = 2 \pm 0.5\text{ (25\%)}\text{ mV/V/psi}$
Occlusion pressure impedance (R)	$R = 4.99\text{ k}\Omega \pm 50\ \Omega\text{ (0.1\%)}$
Total pressure sampling rate	$S_r = 20\text{ Hz}$
Full-scale range of ADC	$V_{ADC(fs)} = V_{OUT} = 3.0\text{ V}$

9.2.1.2 Detailed Design Procedure

This section provides basic calculations to lay out the instrumentation amplifier with respect to the given design requirements.

One of the key considerations in resistive-bridge sensors is the common-mode voltage, V_{CM} . If the bridge is balanced (no pressure, thus no voltage change), $V_{CM(zero)}$ is half of the bridge excitation (V_{EXT}). In this example $V_{CM(zero)}$ is 2.5 V. For the maximum pressure of 12 psi, the bridge common-mode voltage, $V_{CM(MAX)}$, is calculated by:

$$V_{CM(MAX)} = \frac{V_{DIFF}}{2} + V_{CM(zero)} \quad (5)$$

where

$$V_{DIFF} = S_{MAX} \times V_{EXT} \times P_{MAX} = 2.5 \frac{\text{mV}}{\text{V} \times \text{psi}} \times 5\text{ V} \times 12\text{ psi} = 150\text{ mV} \quad (6)$$

Thus, the maximum common-mode voltage applied results in:

$$V_{CM(MAX)} = \frac{150\text{ mV}}{2} + 2.5\text{ V} = 2.575\text{ V} \quad (7)$$

Similarly, the minimum common-mode voltage can be calculated as,

$$V_{CM(MIN)} = \frac{-150\text{ mV}}{2} + 2.5\text{ V} = 2.425\text{ V} \quad (8)$$

The next step is to calculate the gain required for the given maximum sensor output voltage span, V_{DIFF} , in respect to the required V_{OUT} , which is the full-scale range of the ADC.

The following equation calculates the gain value using the maximum input voltage and the required output voltage:

$$G = \frac{V_{OUT}}{V_{DIFF(MAX)}} = \frac{3.0\text{ V}}{150\text{ mV}} = 20\text{ V/V} \quad (9)$$

Considering, INA351 is a selectable gain INA with gain options of 10, 20, 30, 50, the INA351ABS with GS tied high enables $G = 20$ maintaining the maximum output signal swing for the ADC.

Next, let us make sure that the INA351 can operate within this range checking the *Input Common-Mode Voltage vs Output Voltage* curves in the [Typical Characteristics](#) section. The relevant figure is also in this section for convenience. Looking at [Figure 9-5](#), we can confirm that a output signal swing of 3 V is supported for the input signal swing between 2.425 V and 2.575 V, thus making sure of the linear operation.




Figure 9-5. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)

An additional series resistor in the Wheatstone bridge string (R1) may or may not be required, and can be decided based on the intended output voltage swing for a particular combination of supply voltage, reference voltage and the selected gain for an input common mode voltage range. R1 helps adjust the input common-mode voltage range, and thus can help accommodate the intended output voltage swing. In this particular example, it is not required and can be shorted out.

9.2.1.3 Application Curves

The following typical characteristic curve is for the circuit in [Figure 9-4](#).




Figure 9-6. Input Differential Voltage, Output Voltage vs Bridge Resistance

9.3 Power Supply Recommendations

The nominal performance of the INA351 is specified with a supply voltage of $\pm 2.75\text{ V}$ and midsupply reference voltage. The device also operates using power supplies from $\pm 0.85\text{ V}$ (1.7 V) to $\pm 2.75\text{ V}$ (5.5 V) and non-midsupply reference voltages with excellent performance. Parameters can vary significantly with operating voltage and reference voltage.

9.4 Layout

9.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use the following PCB layout practices:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V_+ to ground is applicable for single-supply applications.
- Route the input traces as far away from the supply or output traces as possible to reduce parasitic coupling. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Keep the traces as short as possible.

9.4.2 Layout Example




Figure 9-7. Example Schematic and Associated PCB Layout

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

- [SPICE-based analog simulation program — TINA-TI software folder](#)
- [Analog Engineers Calculator](#)

10.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers application report](#)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA351ABSIDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TMH	Samples
INA351ABSIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NU	Samples
INA351CDSIDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TNH	Samples
INA351CDSIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA351ABSIDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA351ABSIRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1
INA351CDSIDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA351CDSIRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA351ABSIDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA351ABSIRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0
INA351CDSIDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA351CDSIRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0

RUG (R-PQFP-N10)

PLASTIC QUAD FLATPACK



4208528-3/B 04/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. This package complies to JEDEC MO-288 variation X2EFD.

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A


DSG0008A




PACKAGE OUTLINE

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



ALTERNATIVE TERMINAL SHAPE TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated