







**INA791B** SBOSAD1 – MAY 2024

# INA791x –4V to 110V, Bidirectional, Ultra-Precise, High Bandwidth Current Sense Amplifier With 75A EZShunt<sup>™</sup> Technology

### 1 Features

Texas

INSTRUMENTS

- Precision solution with integrated shunt resistor
  - ±75A continuous current at 25°C
  - ±50A continuous current from –40°C to +125°C
  - Shunt resistor:  $400\mu\Omega$ 
    - Shunt inductance: 2nH
- Wide common-mode voltage range: -4V to +110V
- High small signal bandwidth : 1MHz
- Excellent CMRR
  - 160dB DC CMRR
    - 104dB AC CMRR at 100kHz
- High measurement accuracy
  - System Gain error (maximum)
    - Version A: ±0.35%, ±35ppm/°C drift
    - Version B: ±1%, ±75ppm/°C drift
  - Offset current (maximum)
    - Version A: ±30mA, ±625µA/°C drift
  - Version B: ±375mA, ±1.25mA/°C drift
- Adjustable gain with external resistor divider network:
  - 20mV/A to 400mV/A
- Open-drain temperature alert at T<sub>J</sub> of 160°C
- Package options: VQFN-15

### 2 Applications

- 48V DC/DC Converter
- 48V battery management systems (BMS)
- Test & Measurement
- Macro remote radio unit (RRU)
- 48V rack server
- 48V merchant network & server power supply (PSU)

#### Bus Common Mode Voltage: 4V to 110V Shunt Current IS+ IS+ IN+ CND Resistor LOAD Up to 50A Shunt Current Cure

**Typical Application** 

## 3 Description

The INA791x is a voltage output, current sense amplifier with an integrated shunt resistor of  $400\mu\Omega$ . The INA791x is designed to monitor bidirectional current over a common-mode range of -4V to 110V, independent of the supply voltage. Adjustable gain option assists in optimizing the system dynamic range. The integration of the Kelvin connected shunt resistor with a zero-drift chopped amplifier provides calibration equivalent measurement accuracy, ultralow temperature drift performance of 35ppm/°C, and an optimized layout for the sensing resistor.

This device operates from a single 2.7V to 5.5V power supply, drawing a maximum of 3.75mA of supply current. All versions are specified over the extended operating temperature range ( $-40^{\circ}$ C to +125°C), and are available in a 15-pin VQFN package.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>				
INA791A, INA791B	DEK (VQFN, 15)	6mm × 6mm				

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.





### **Table of Contents**

1 Features
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings4
5.3 Recommended Operating Conditions4
5.4 Thermal Information4
5.5 Electrical Characteristics5
6 Detailed Description7
6.1 Overview7
6.2 Functional Block Diagram7
6.3 Feature Description
6.4 Device Functional Modes9
7 Application and Implementation14

7.1 Application Information	14
7.2 Typical Applications	16
8 Power Supply Recommendations	.17
9 Layout Example	. 18
10 Layout Guidelines	18
11 Device and Documentation Support	.19
11.1 Documentation Support	19
11.2 Receiving Notification of Documentation Updates.	. 19
11.3 Support Resources	19
11.4 Trademarks	. 19
11.5 Electrostatic Discharge Caution	. 19
11.6 Glossary	. 19
12 Revision History	. 19
13 Mechanical, Packaging, and Orderable	
Information	. 19



### **4** Pin Configuration and Functions



Figure 4-1. INA791x DEK Package 15-Pin VQFN Top View

Table 4-1. Pin Functions

'IN	Turne	DESCRIPTION	
NO.	Туре	DESCRIPTION	
14	Digital Out	Open-drain temperature alert	
12	Analog Input	Gain adjustment feedback; connect to resistor divider to adjust device gain	
5	Analog	Ground	
9	Analog Input	Kelvin connection to internal shunt on load side and negative amplifier input	
1	Analog Input	Kelvin connection to internal shunt on supply side and positive amplifier input	
8	Analog Input	Connect to load	
15	Analog Input	Connect to supply	
2	-	Connect to IN+ (Pin 1)	
4, 6, 7	-	Connect to ground or leave unconnected	
10	-	Connect to IN– (Pin 9)	
11	Analog Output	Output voltage	
13	Analog Input	Reference voltage, 0V to VS	
3	Analog	Power supply, 2.7V to 5.5V	
	NO.           14           12           5           9           1           8           15           2           4, 6, 7           10           11           13           3	INO.         Type           NO.         Type           14         Digital Out           12         Analog Input           5         Analog           9         Analog Input           1         Analog Input           15         Analog Input           2         -           4, 6, 7         -           10         -           11         Analog Output           13         Analog Input	



### 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage (V <sub>s</sub> )			6	V
Analog Inputs V., V., (2)	Differential (V <sub>IN+</sub> ) - (V <sub>IN-</sub> )	-12	12	V
	Common-mode	GND – 20	120	V
Analog input (REF)	Analog input (REF)	GND – 0.3	Vs + 0.3	V
Analog input (FB)	Analog input (FB)	GND – 0.3	Vs + 0.3	V
Analog output (OUT)	Analog output (OUT)	GND – 0.3	Vs + 0.3	V
Digital output (ALERT)	Temperature Alert Output	GND – 0.3	Vs + 0.3	V
T <sub>A</sub>	Operating Temperature	-55	150	°C
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2)  $V_{\text{IN+}}$  and  $V_{\text{IN-}}$  are the voltages at the IN+ and IN– pins, respectively.

## 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CM</sub>	Common-mode input range	-4	110	V
V <sub>S</sub>	Operating supply range	2.7	5.5	V
I <sub>SENSE</sub>	Continuous Current	-50	50	А
V <sub>REF</sub>	Reference voltage range	0	Vs	V
V <sub>FB</sub>	Feed-back voltage range	0	Vs	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA791x	UNIT	
		DEK (VQFN)		
		15 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	28.7	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	8.3	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance <sup>(2)</sup>	30.8	°C/W	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(2)</sup>	1.1	°C/W	



THERMAL METRIC <sup>(1)</sup>		INA791x	UNIT	
		DEK (VQFN)		
		15 PINS		
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(2)</sup>	8.4	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

(2) Thermal metrics are relative to the internal die and are conservative relative to the heating that occur from the package leadframe shunt. For more details on heating, see the Safe Operating Area section.

### **5.5 Electrical Characteristics**

at  $T_A = 25^{\circ}$ C,  $V_S = 5$ V,  $I_{SENSE} = IS + = 0$ A,  $V_{CM} = 48$ V,  $V_{FB} = V_{OUT}$ , and  $V_{REF} = V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>CM</sub>	Common-mode input range	$V_{IN+} = -4V$ to 110V, $I_{SENSE} = 0A$ , $T_A = -40^{\circ}C$ to +125°C	-4		110	V
CMPP		$V_{IN+} = -4V$ to 110V, $I_{SENSE} = 0A$ , $T_A = -40^{\circ}$ C to +125°C, INA791A		±25	±79	±79 2500 μΑ/V
CIVILAT		$V_{IN+} = -4V$ to 110V, $I_{SENSE} = 0A$ , $T_A = -40^{\circ}C$ to +125°C, INA791B		±790	±2500	
CMRR	Common-mode rejection ratio	f = 50kHz		±56		mA/V
1	Offset current input referred	I <sub>SENSE</sub> = 0A, INA791A		±5	±30	mΑ
los	Oliset current, input relefied	I <sub>SENSE</sub> = 0A, INA791B		±62.5	±375	IIIA
di /dT	Offset current drift	$I_{SENSE} = 0A,$ $T_A = -40^{\circ}C$ to +125°C, INA791A		0.125	±0.625	m∆/°C
		$I_{SENSE} = 0A,$ $T_A = -40^{\circ}C$ to +125°C, INA791B		0.250	±1.25	
	Power supply rejection ratio	V <sub>S</sub> = 2.7V to 5.5V, V <sub>REF</sub> = 1V, I <sub>SENSE</sub> = 0A, INA791A		0.25	±2.5	m4/\/
FORK		V <sub>S</sub> = 2.7V to 5.5V, V <sub>REF</sub> = 1V, I <sub>SENSE</sub> = 0A, INA791B		2.5	±25	mA/V
I <sub>B</sub>	Total input bias current	$I_{B+}+I_{B-}, I_{SENSE} = 0A$	±50	±80	±100	μA
1	Food back current	I <sub>SENSE</sub> = 0A		±1.3		n۸
чнв		$I_{SENSE} = 0A$ , $T_A = -40^{\circ}C$ to $+125^{\circ}C$			±5	
INTEGR	ATED SHUNT RESISTOR					
R <sub>SHUNT</sub>	Internal Kelvin shunt resistance	IN+ to IN-, $T_A = 25^{\circ}C$	350	400	500	μΩ
	Pin to pin package resistance	IS+ to IS-, $T_A = 25^{\circ}C$	450	560	650	μΩ
	Pin to pin package inductance	IS+ to IS-, $T_A = 25^{\circ}C$		2		nH
I <sub>SENSE</sub>	Maximum Continuous Current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			±50	А
	Short time overload change	I <sub>SENSE</sub> = 120A for 5 seconds		± 0.05		%
	Change due to temperature cycle	–65°C to 150°C, 500 cycles		± 0.1		%
	Shunt resistance change to solder heat	260°C solder, 10 seconds		± 0.1		%
	High temperature exposure change	1000 hours, T <sub>A</sub> = 150°C		± 0.15		%
OUTPUT	-					
G	Gain	INA791A , INA791B ,		20		mV/A
G	System Gain error (shunt + amplifier)	GND + 50mV $\leq$ V <sub>OUT</sub> $\leq$ V <sub>S</sub> – 200mV, T <sub>A</sub> = 25°C, INA791A		±0.05	±0.35	0/
9	(1)	$\label{eq:GND} \begin{array}{l} {\sf GND} + 50 {\sf mV} \leq {\sf V}_{{\sf OUT}} \ \leq {\sf V}_{{\sf S}} - 200 {\sf mV}, \\ {\sf T}_{{\sf A}} = 25^{\circ} {\sf C}, \ {\sf INA791B} \end{array}$		±0.1	±1	70
G	System Caip arror (abunt + amplificat)	$T_A = -40^{\circ}C$ to +125°C, INA791A		±0.5	±35	nnm/°C
G		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ INA791B}$		±10	±75	ppm/°C

Copyright © 2024 Texas Instruments Incorporated



at T <sub>A</sub> = :	25°C, V <sub>S</sub> = 5V, I <sub>SENSE</sub> = IS+ = 0A, V <sub>C</sub>	$_{CM}$ = 48V, $V_{FB}$ = $V_{OUT}$ , and $V_{REF}$ = $V_S$ / 2	(unless othe	erwise n	oted)	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Non-Linearity Error	$\text{GND} + 10\text{mV} \le \text{V}_{\text{OUT}} \le \text{V}_{\text{S}} - 200\text{mV}$		±0.01		%
RVRR	Reference voltage rejection ratio (input - referred)			±2.5	±12.5	mA/V
	Maximum capacitive load	No sustained oscillation		0.5		nF
VOLTAC	SE OUTPUT					
	Swing to Vs Power Supply Rail	$R_L$ = 10kΩ to GND, V <sub>REF</sub> = V <sub>S</sub> , Adjustable Gain = 4, T <sub>A</sub> = -40°C to +125°C	V	<sub>S</sub> – 0.05	V <sub>S</sub> – 0.2	V
	Swing to Ground	$R_L$ = 10kΩ to GND, Adjustable Gain = 4, V <sub>REF</sub> = GND, T <sub>A</sub> = -40°C to +125°C	V	′ <sub>GND</sub> + 5	V <sub>GND</sub> + 20	mV
	Swing to Ground	$R_L$ = 10kΩ to GND, V <sub>REF</sub> = GND, T <sub>A</sub> = -40°C to +125°C	V	′ <sub>GND</sub> + 1	V <sub>GND</sub> + 5	mV
FREQU	ENCY RESPONSE		·			
		–3dB Bandwidth, V <sub>FB</sub> = V <sub>OUT</sub>		1		MHz
BW	Bandwidth (current sense amplifier)	–3dB Bandwidth, Adjustable Gain = 4		0.5		MHz
		$V_{\text{IN+}},V_{\text{IN-}}$ = 48V, $V_{\text{OUT}}$ = 1.5V to 3.5V, Output settles to 1%		1.5		μs
	Settling time (current sense amplifier	$V_{IN+}$ , $V_{IN-}$ = 48V, Adjustable Gain = 4, $V_{OUT}$ = 0.5V to 4.5V, Output settles to 1%		2.5		μs
	input to out)	$V_{IN+}$ , $V_{IN-}$ = 48V, $V_{OUT}$ = 1.5V to 3.5V, Output settles to 5%		1		μs
		$V_{IN+}$ , $V_{IN-}$ = 48V, Adjustable Gain = 4, $V_{OUT}$ = 0.5V to 4.5V, Output settles to 5%		2		μs
00	Slaw Pata	V <sub>FB</sub> = V <sub>OUT</sub>		1.8		V/µs
SK	Siew Rale	Adjustable Gain = 4		1.5		V/µs
NOISE						
	Current Noise Density			150		µA/√Hz
POWER	SUPPLY	1				1
				3.5	3.75	mA
lQ		$T_A = -40^{\circ}C$ to $+125^{\circ}C$			4	mA
TEMPE	RATURE	1				1
Alert	Thermal Alert Threshold	$R_{pullup} = 10k\Omega,$		160		°C
Alert <sub>LO</sub>	Thermal Alert Threshold Swing to Ground	$R_{pullup} = 10k\Omega,$		200		mV

(1)  $I_{SENSE} = \pm 50A, V_{OUT} = V_{REF} \pm 1V$ 



### 6 Detailed Description

### 6.1 Overview

The INA791x features a precision current sensing solution with 400µΩ current-sensing EZShunt<sup>™</sup> technology resistor and supports common-mode voltages up to 110V. The internal amplifier features a precision zero-drift topology with excellent common-mode rejection ratio (CMRR). High-precision measurements are enabled by matching the shunt resistor value and the current-sensing amplifier gain across temperature, thus providing a highly-accurate, system-calibrated method for measuring current. The high-speed current-sensing amplifier helps output settle fast after the common-mode transients. Flexibility of adjustable gain with two external resistors allows for the optimization of the desired full-scale output voltage based on the target current range expected in the application.

### 6.2 Functional Block Diagram



### 6.3 Feature Description

### 6.3.1 Integrated Shunt Resistor

The INA791x features an integrated EZShunt<sup>™</sup> technology current-sensing resistor that provides accurate measurements over the entire specified temperature range of –40°C to +125°C. The integrated current-sensing resistor provides measurement stability over temperature, and simplifies printed circuit board (PCB) layout and board constraint difficulties common in high-precision measurements.

The onboard current-sensing resistor is designed as a 4-wire (or Kelvin) connected resistor that enables accurate measurements through a force-sense connection. Internally connected amplifier input pins (IN– and IN+) to the sense pins of the shunt resistor eliminates many instances of parasitic impedance commonly found in typical very-low sensing-resistor level measurements. The INA791x is system-calibrated to make sure that the current-sensing resistor and current-sensing amplifier are both precisely matched to one another. The in-package integrated sensing resistor must be used with the internal current-sensing amplifier to achieve the optimized system gain specification.

The INA791x has approximately  $550\mu\Omega$  of package resistance. Of this total package resistance,  $400\mu\Omega$  resistance from the Kelvin-connected current-sensing resistor is used by the amplifier. The power dissipation requirements of the system and package are based on the total  $550\mu\Omega$  package resistance between the IS+ and IS- pins.





Figure 6-1. IS+ to IS- Package Resistance vs Temperature

### 6.3.2 Safe Operating Area

The heat dissipated across the package when current flows through the device ultimately determines the maximum current that can be safely handled by the package. The current consumption of the silicon is relatively low, leaving the total package resistance to carry the high load current as the primary contributor to the total power dissipation of the package. The maximum safe-operating current level shown in Figure 6-2 is set to make sure that the heat dissipated across the package is limited so that no damage occurs to the resistor or the package, or that the internal junction temperature of the silicon does not exceed a 165°C limit.

External factors, such as ambient temperature, external air flow, and PCB layout, contribute to how effectively the device dissipates heat. The internal heat is developed as a result of the current flowing through the total package resistance of  $550\mu\Omega$ .



Figure 6-2. Maximum Continuous Current vs Ambient Temperature

### 6.3.3 Short-Circuit Duration

The INA791x features a physical shunt resistance that is able to withstand current levels higher than the continuous handling limit of 50A without sustaining damage to the current-sensing resistor or the current-sensing amplifier, if the excursions are brief. Figure 6-3 shows the short-circuit duration curve for the INA791x.





Figure 6-3. Maximum Pulse Current vs Pulse Duration (Single Event)

### 6.3.4 Temperature Stability

System calibration is common for many industrial applications to eliminate initial component and system-level errors that can be present. A system-level calibration reduces the initial accuracy requirement for many of the individual components because the errors associated with these components are effectively eliminated through the calibration procedure. This calibration enables precise measurements at the temperature in which the system is calibrated. As the system temperature changes because of external ambient changes or self heating, measurement errors are reintroduced. Without accurate temperature compensation used in addition to the initial adjustment, the calibration procedure is not effective. The user must account for temperature-induced changes. The built-in programmed temperature compensation in the INA791x (including both the integrated current-sensing resistor and current-sensing amplifier) keep the device measurement accurate, even when the temperature changes throughout the specified temperature range of the device.

### 6.4 Device Functional Modes

### 6.4.1 Adjusting the Output With the Reference Pin

The INA791x output is configurable to allow for unidirectional or bidirectional operation. Figure 6-4 shows a circuit for setting output with an external reference.







The output voltage is set by applying a voltage from an external reference at REF. The reference input is connected to internal gain network. The external resistor network of  $R_{FB1}$  and  $R_{FB2}$ , connected to OUT, FB and REF pins, set up adjustable gain as explained in *Adjustable Gain Set Using External Resistors*. Output is set accurately at the voltage provided by external reference as shown in Equation 1 when the resistor  $R_{FB2}$  is connected to the same voltage as REF pin. The voltage at REF pin can range between supply Vs and GND. For symmetric bidirectional current sensing REF is set at mid-supply which sets out at mid-supply as well.

$$V_{OUT} = G \times (I_{SHUNT}) + V_{REF}$$

(1)

### 6.4.1.1 Reference Pin Connections for Unidirectional Current Measurements

Unidirectional operation allows current measurements through a resistive shunt in one direction. For unidirectional operation, connect the device reference pin to the negative rail (see the *Ground Referenced Output* section) or positive rail,  $V_S$ . The required differential input polarity depends on the output voltage setting. The amplifier output moves away from the referenced rail proportional to the current passing through the internal shunt resistor.

### 6.4.1.2 Ground Referenced Output

When using the INA791x in unidirectional mode with a ground-referenced output, both REF input and resistor  $R_{FB2}$  are connected to ground. Figure 6-5 shows how this configuration takes the output to ground when there is 0A flowing across the internal shunt.





### 6.4.1.3 Reference Pin Connections for Bidirectional Current Measurements

Bidirectional operation allows the INA791x to measure currents through a resistive shunt in two directions. For this case, set the output voltage anywhere within the reference input limits. A common configuration is to set the reference inputs at half-scale for equal range in both directions. However, the reference input can be set to a voltage other than half-scale when the bidirectional current is nonsymmetrical.

### 6.4.1.4 Output Set to Mid-Supply Voltage

Figure 6-6 shows two equal resistors  $R_1$  and  $R_2$  connected between VS and the GND pins divide the supply at half, and by connecting REF pin to the divided supply, output is set to mid-supply voltage. The mid-point of these resistors is buffered using external operational amplifier to avoid loading of resistors resulting in error. The output is set to middle of the supply when there is no differential input voltage or 0A current in shunt resistor. This method creates a ratiometric offset to the supply voltage, where the output voltage remains at VS / 2 when 0A of current flows through internal shunt resistor.



**ADVANCE INFORMATION** 



Figure 6-6. Mid-Supply Voltage Output

### 6.4.2 Adjustable Gain Set Using External Resistors

The INA791x features adjustable gain with two external resistor network. The default gain is 20mV/A, and with added external adjustable gain resistor network, total gain (G) can range up to 400mV/A. Figure 6-7 shows two external resistors  $R_{FB1}$  and  $R_{FB2}$  configured for added external gain. Equation 2 can be used for calculating external adjustable gain and Equation 3 shows the total gain of the system with external adjustable gain. The REF pin and one end of resistor  $R_{FB2}$  is connected to external reference based on needed voltage at OUT pin as described in *Adjusting the Output With the Reference Pin*.







The FB pin in INA791x has associated bias current, which can add to error when large values of adjustable gain resistor,  $R_{FB1}$ , is used. Alternatively, very low values of adjustable gain resistors load the output of the sense amplifier limiting the capability of the sense amplifier to get close to the supply rail. Keeping the sum of external resistors  $R_{FB1}$  and  $R_{FB2}$  between 10k $\Omega$  and 40k $\Omega$  is recommended when external adjustable gain is higher than 1. Table 6-1 shows recommended values of external gain resistors for the most common gains.

Table e Trikecommended Values er External Resisters Solaring Adjustable Sam									
External Adjustable Gain	R <sub>FB1</sub>	R <sub>FB2</sub>	Total Gain (G)						
1	0Ω (short)	Open	20mV/A						
2	20kΩ	20kΩ	40mV/A						
4	30kΩ	10kΩ	80mV/A						
5	20kΩ	5kΩ	100mV/A						

able 6-1. Recommended values of External Resistors Setting Adjustable Gan	able	6-1.	Recommended	Values of	f External	Resistors	Setting	Adjustable Gair
---	------	------	-------------	-----------	------------	-----------	---------	-----------------

#### 6.4.2.1 Adjustable Unity Gain

т

Figure 6-8 shows adjustable gain set to unity gain or 1. In this configuration OUT is connected to FB without any external resistor. This unity gain sets INA791x to default minimum gain of 20mV/A. Equation 3 can be used to calculate the total gain of the system. The REF pin is connected to external reference based on needed output voltage setting as described in *Adjusting the Output With the Reference Pin*.





### 6.4.3 Thermal Alert Function

The INA791x has thermal Alert function that provides an alert when internal shunt temperature reaches  $160^{\circ}$ C. The power dissipation as a result of internal shunt current causes the temperature to rise inside the package. Extended time at temperature higher than  $150^{\circ}$ C can cause permanent shift in device specification. Thermal alert function can be used to keep the temperature of INA791x below  $150^{\circ}$ C. Figure 6-9 shows a circuit where  $R_{pullup}$  resistor is tied between open-drain Alert pin and the supply pin. When temperature of the INA791x reaches  $160^{\circ}$ C, the open-drain FET pulls Alert pin to the ground asserting thermal alert.





Figure 6-9. Thermal Alert Function



### 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The INA791x measures the voltage developed as current flows across the integrated current shunt. The device provides a reference pin to configure operation as either unidirectional or bidirectional output swing. When using the INA791x for inline motor current sense or measuring current in an H-bridge, the device is commonly configured for bidirectional operation.

#### 7.1.1 Calculating Total Error

The INA791x electrical specifications *Electrical Characteristics* include typical individual errors terms (such as gain error, offset error, and nonlinearity error). Total error, including all of these individual error components, is not specified in the table. To accurately calculate the expected error of the device, the user must first know the device operating conditions. This section discusses the individual error sources and how the device total error value can be calculated from the combination of these errors for specific conditions.

Three examples are provided in Table 7-1, Table 7-2, and Table 7-3 that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well to provide the user more information on how much error variance is present from device to device.

#### 7.1.1.1 Error Sources

The typical error sources that have the largest effect on the total error of the device are gain error, nonlinearity, common-mode rejection ratio, and input offset error. For the INA791x, an additional error source (referred to as the *reference voltage rejection ratio*) is also included in the total error value.

#### 7.1.1.2 Reference Voltage Rejection Ratio Error

Reference voltage rejection ratio refers to the amount of error induced by applying a reference voltage to the INA791x that deviates from the mid-point of the device supply voltage.

#### 7.1.1.3 External Adjustable Gain Error

The INA791x features external adjustable gain with two external resistors as described in *Adjustable Gain Set Using External Resistors*. The tolerance of these external resistors contribute to the total gain error of the system. These resistors are recommended to be of same kind so that temperature drift of these resistor track closely. Equation 4 can be used for calculating total error contributed by two external gain resistors.

$$\operatorname{Error}_{G_R} = \sqrt{2} \times \operatorname{Resistor}_{\operatorname{Tolerance}} + \operatorname{Resistor}_{\operatorname{drift}} \times \Delta T$$
(4)

#### 7.1.1.4 Total Error Example 1

Table 7-1.	Total Error Calculation: Example 1(1)
SYMBOL	EQUATION

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset with Temp drift	I <sub>OS_T</sub>	$I_{OS} + \frac{dI_{OS}}{dT} \times \Delta T$	30mA
Added input offset because of common-mode voltage	I <sub>OS_CM</sub>	CMRR ×  (V <sub>CM</sub> - 48 V)	0μΑ
Added input offset because of reference voltage	I <sub>OS_REF</sub>	$RVRR \times \left  \left( \frac{V_S}{2} - V_{REF} \right) \right $	0μA

Table 7-1. Total Error Calculation: Example 1 <sup>(1)</sup> (continued)							
TERM	SYMBOL	EQUATION	TYPICAL VALUE				
Total input offset Current	I <sub>OS_Total</sub>	$\sqrt{\left(I_{OS_T}\right)^2 + \left(I_{OS_CM}\right)^2 + \left(I_{OS_REF}\right)^2}$	30mA				
Error from input offset	Error <sub>los</sub>	$\frac{I_{OS\_Total}}{I_{Sense}} \times 100$	0.12%				
Gain error with Gain drift	Error <sub>G</sub>	$G_{Error} + G_{Error_drift} \times \Delta T$	0.35%				
Nonlinearity error	Error <sub>Lin</sub>	_	0.01%				
Total error	_	$\sqrt{\left(\text{Error}_{IOS}\right)^2 + \left(\text{Error}_G\right)^2 + \left(\text{Error}_{Lin}\right)^2}$	0.38%				

(1) The data for *Total Error Example 1* was taken with the INA791x,  $V_S = 5V$ ,  $V_{CM} = 48V$ ,  $V_{REF} = V_S / 2$ , T = 25°C, External Unity Gain (G = 20mV/A) and I<sub>SENSE</sub> = 25A.

#### 7.1.1.5 Total Error Example 2

Table 7-2.	Total	Error	Calculation:	Example	2 <sup>(1)</sup>
------------	-------	-------	--------------	---------	------------------

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset with Temp drift	I <sub>OS_T</sub>	$I_{OS} + \frac{dI_{OS}}{dT} \times \Delta T$	92.5mA
Added input offset because of common-mode voltage	I <sub>OS_CM</sub>	CMRR ×  (V <sub>CM</sub> - 48V)	2.8mA
Added input offset because of reference voltage	I <sub>OS_REF</sub>	$RVRR \times \left  \left( \frac{V_S}{2} - V_{REF} \right) \right $	31.25mA
Total input offset Current	I <sub>OS_Total</sub>	$\sqrt{\left(I_{OS_T}\right)^2 + \left(I_{OS_CM}\right)^2 + \left(I_{OS_REF}\right)^2}$	97.67mA
Error from input offset	Error <sub>los</sub>	$\frac{I_{OS\_Total}}{I_{Sense}} \times 100$	0.39%
Gain error with Gain drift	Error <sub>G</sub>	$G_{Error} + G_{Error_drift} \times \Delta T$	0.7%
Nonlinearity error	Error <sub>Lin</sub>	_	0.01%
Total error	_	$\sqrt{\left(\text{Error}_{\text{IOS}}\right)^2 + \left(\text{Error}_{\text{G}}\right)^2 + \left(\text{Error}_{\text{Lin}}\right)^2}$	0.8%

(1) The data for Total Error Example 2 was taken with the INA791x, V<sub>S</sub> = 5V, V<sub>CM</sub> = 12V, V<sub>REF</sub> = 0V, T = 125°C, External Unity Gain (G = 20mV/A) and I<sub>SENSE</sub> = 25A.

#### 7.1.1.6 Total Error Example 3

### Table 7-3. Total Error Calculation: Example 3<sup>(1)</sup>

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset with Temp drift	I <sub>OS_T</sub>	$I_{OS} + \frac{dI_{OS}}{dT} \times \Delta T$	92.5mA
Added input offset because of common-mode voltage	I <sub>OS_CM</sub>	CMRR ×  (V <sub>CM</sub> - 48V)	2.8mA
Added input offset because of reference voltage	I <sub>OS_REF</sub>	$RVRR \times \left  \left( \frac{V_S}{2} - V_{REF} \right) \right $	31.25mA
Total input offset Current	I <sub>OS_Total</sub>	$\sqrt{\left(I_{OS_T}\right)^2 + \left(I_{OS_CM}\right)^2 + \left(I_{OS_REF}\right)^2}$	97.67mA
Error from input offset	Error <sub>los</sub>	$\frac{I_{OS\_Total}}{I_{Sense}} \times 100$	0.39%
Gain error with Gain drift	Error <sub>G</sub>	$G_{Error} + G_{Error_drift} \times \Delta T$	0.7%
Nonlinearity error	Error <sub>Lin</sub>	_	0.01%



Table 7-3. Total Error Calculation: Example 3 <sup>(1)</sup> (continued)						
TERM	SYMBOL	EQUATION	TYPICAL VALUE			
External Gain Resistor Error + Drift	Error <sub>G_R</sub>	Equation 4	0.6%			
Total error	_	$\sqrt{\left(\text{Error}_{I_{OS}}\right)^{2} + \left(\text{Error}_{G_{R}}\right)^{2} + \left(\text{Error}_{G}\right)^{2} + \left(\text{Error}_{Lin}\right)^{2}}$	1.01%			

(1) The data for *Total Error Example 3* was taken with the INA791x, V<sub>S</sub> = 5V, V<sub>CM</sub> = 12V, V<sub>REF</sub> = 0V, T = 125°C, External Gain = 4 (Total Gain = 80mV/A), External Resistor Tolerance = 0.25%, External Resistor Drift = 25ppm/°C and I<sub>SENSE</sub> = 25A.

### 7.2 Typical Applications

The INA791x offers advantages for multiple applications including the following:

- High common-mode range and excellent CMRR enables direct inline sensing
- Precision low-inductive, low-drift shunt eliminates the need for overtemperature system calibration
- · Ultra-low offset and drift eliminates the necessity of calibration
- Wide supply range enables a direct interface with most microprocessors

### 7.2.1 High-Side, High-Drive, Solenoid Current-Sense Application

Challenges exist in solenoid drive current sensing that are similar to those in motor inline current sensing. In certain topologies, the current-sensing amplifier is exposed to the full-scale PWM voltage between ground and supply. The INA791x is an excellent choice for this type of application. The  $400\mu\Omega$  integrated shunt with a total system accuracy of 0.35% with a total system drift of 35ppm/°C provides system accuracy across temperature eliminating the need for system calibration at muliple temperatures.



Figure 7-1. Solenoid Drive Application Circuit

#### 7.2.1.1 Design Requirements

For this application, the INA791x measures current in the driver circuit of a 12V, 500mA hydraulic valve.



Table 7-4. Desi	Table 7-4. Design Parameters								
DESIGN PARAMETER	EXAMPLE VALUE								
Common-mode voltage	12V								
Maximum sense current	500mA								
Power-supply voltage	3.3V								

### Table 7 4 Deale

### 8 Power Supply Recommendations

The INA791x makes accurate measurements beyond the connected power-supply voltage (VS) because the inputs (IN+ and IN-) operate anywhere between -4V and +110V, independent of VS. For example, the VS power supply equals 5V and the common-mode voltage of the measured shunt can be as high as 110V. Although the common-mode voltage of the input can be beyond the supply voltage, the output voltage range of the INA791x is constrained to the supply voltage.

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. If the INA791x output is set to mid-supply, then take extreme care to minimize noise on the power supply.



### 9 Layout Example



Figure 9-1. INA791x Layout Example

### **10 Layout Guidelines**

- This device is specified for current handling of up to 50A over the entire -40°C to +125°C temperature range using a 2oz copper pour for the input power plane, as well as no external airflow passing over the device.
- The primary current-handling limitation for this device is how much heat is dissipated inside the package. Efforts to improve heat transfer out of the package and into the surrounding environment improve the ability of the device to handle currents of up to 50A over a wider temperature range.
- Heat transfer improvements primarily involve larger copper power traces and planes with increased copper thickness (2oz.), as well as providing airflow to pass over the device. Thermal vias help spread the current and power dissipated over multiple board layers. The INA791x evaluation module (EVM) features a 2oz copper pour for the planes, and is capable of supporting 50A at temperatures up to 125°C.
- The bypass capacitor must be placed close to device ground and supply pins, but can be moved farther out if needed to avoid cutting thermal planes. The recommended value of this bypass capacitor is 0.1µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.



### 11 Device and Documentation Support

### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, INA79xEVM, EVM User's Guide

### **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

EZShunt<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### **12 Revision History**

DATE	REVISION	NOTE
May 2024	*	Initial release

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



### **PACKAGE OUTLINE**

### **DEK0015A**

#### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





### EXAMPLE BOARD LAYOUT

#### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





### **EXAMPLE STENCIL DESIGN**

### **DEK0015A**

### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PINA791BIDEKR	ACTIVE	VQFN	DEK	15	4000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **DEK 15**

6 X 6, 0.6 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFNN - 1.05 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated