







ISO644x General-Purpose, Reinforced, Quad-Channel Digital Isolators With Robust EMC

## 1 Features

Texas

Up to 100Mbps data rate

INSTRUMENTS

- Robust SiO<sub>2</sub> isolation barrier:
  - Wide temperature range: –40°C to 125°C
  - Up to 5000V<sub>RMS</sub> isolation rating
  - Up to 10.4kV surge capability
  - ±100kV/µs typical CMTI
  - Supply range: 2.25V to 5.5V
- Default output high (ISO644x) and low (ISO644xF) options
- Low propagation delay: 6.2ns typical at 5V
- Robust electromagnetic compatibility (EMC)
  - System-level ESD, EFT, and surge immunityLow emissions
- Wide-SOIC (DW-16) Package
- Safety-Related Certifications (Planned):
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 component recognition program
  - IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications

## 2 Applications

- Power supplies
- Grid, Electricity meter
- Motor drives
- Factory automation
- Building automation
- Lighting
- Appliances

## **3 Description**

The ISO644x devices are high-performance, quadchannel digital isolators designed for cost-sensitive applications requiring up to  $5000V_{RMS}$  isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.

The ISO644x devices provide high electromagnetic immunity and low emissions at low power consumption while isolating CMOS or LVCMOS digital I/Os. ISO644x uses  $SiO_2$  as the isolation barrier. Each isolation channel has a logic input and output buffer separated by the insulation barrier. These devices come with enable pins that can be used to put the respective outputs in high impedance for parallel (multiple) control driving applications.

The ISO6441 and ISO6441F devices have one reverse-direction channel.


In the event of input power or signal loss, the default output is *high* for devices without the suffix F and *low* for devices with the suffix F. See the *Device Functional Modes* section for further details.

#### Package Information

|                            | · · · · · · · · · · · · · · · · · · · |                             |  |  |  |  |  |
|----------------------------|---------------------------------------|-----------------------------|--|--|--|--|--|
| PART NUMBER <sup>(1)</sup> | PACKAGE                               | PACKAGE SIZE <sup>(2)</sup> |  |  |  |  |  |
| ISO6441                    | Wide-SOIC<br>(DW-16)                  | 10.30mm × 10.30mm           |  |  |  |  |  |

(1) For more information, see Section 11.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



$$\label{eq:V_CC} \begin{split} & \mathsf{V}_{\mathsf{CCI}} \text{=} \text{Input supply, } \mathsf{V}_{\mathsf{CCO}} \text{=} \text{Output supply} \\ & \mathsf{GNDI} \text{=} \text{Input ground, } \mathsf{GNDO} \text{=} \text{Output ground} \end{split}$$

### Simplified Schematic



imentation 🥢




## **Table of Contents**

| 1 Features1  |    |
|--|----|
| 2 Applications1                                    | l. |
| 3 Description1                                     |    |
| 4 Pin Configuration and Functions                  | 3  |
| 5 Specifications4                                  | Ł  |
| 5.1 Absolute Maximum Ratings4                      | Ł  |
| 5.2 ESD Ratings4                                   |    |
| 5.3 Recommended Operating Conditions5              |    |
| 5.4 Thermal Information5                           | 5  |
| 5.5 Power Ratings6                                 | 3  |
| 5.6 Insulation Specifications7                     | 1  |
| 5.7 Safety-Related Certifications8                 |    |
| 5.8 Safety Limiting Values8                        | 3  |
| 5.9 Electrical Characteristics—5V Supply           | )  |
| 5.10 Supply Current Characteristics—5V Supply 10   | )  |
| 5.11 Electrical Characteristics—3.3V Supply11      | 1  |
| 5.12 Supply Current Characteristics—3.3V Supply 12 | 2  |
| 5.13 Electrical Characteristics—2.5V Supply13      | 3  |
| 5.14 Supply Current Characteristics—2.5V Supply 14 | ŀ  |
| 5.15 Switching Characteristics—5V Supply15         | 5  |
| 5.16 Switching Characteristics—3.3V Supply16       | 3  |
| 5.17 Switching Characteristics—2.5V Supply17       | 7  |
| 5.18 Insulation Characteristics Curves             | 3  |
| 6 Parameter Measurement Information19              | )  |

| 7 Detailed Description                               | 20   |
|--|------|
| 7.1 Overview   | 20   |
| 7.2 Functional Block Diagram                         |      |
| 7.3 Feature Description                              |      |
| 7.4 Device Functional Modes                          |      |
| 7.5 Device I/O Schematics                            |      |
| 8 Application and Implementation                     |      |
| 8.1 Application Information                          |      |
| 8.2 Typical Application                              |      |
| 8.3 Power Supply Recommendations                     |      |
| 8.4 Layout   |      |
| 9 Device and Documentation Support                   |      |
| 9.1 Documentation Support                            |      |
| 9.2 Receiving Notification of Documentation Updates. |      |
| 9.3 Support Resources                                |      |
| 9.4 Trademarks                                       |      |
| 9.5 Electrostatic Discharge Caution                  |      |
| 9.6 Glossary   |      |
| 10 Revision History                                  |      |
| 11 Mechanical, Packaging, and Orderable              |      |
| Information  | . 29 |
| 11.1 Package Option Addendum                         |      |
| 11.2 Tape and Reel Information                       |      |
|  |      |



# 4 Pin Configuration and Functions



## Figure 4-1. ISO6441 and ISO6441F Top View

#### Table 4-1. Pin Functions

| PIN              |                       |                     |  |  |  |
|------------------|-----------------------|---------------------|--|--|--|
| NAME             | ISO6441 ,<br>ISO6441F | Type <sup>(1)</sup> | DESCRIPTION  |  |  |
| EN1              | 7                     | I                   | Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low. |  |  |
| EN2              | 10                    | I                   | Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low. |  |  |
| GND1             | 2,8                   | _                   | Ground connection for V <sub>CC1</sub>   |  |  |
| GND2             | 9,15                  | _                   | Ground connection for V <sub>CC2</sub>   |  |  |
| INA              | 3                     | I                   | Input, channel A   |  |  |
| INB              | 4                     | I                   | Input, channel B   |  |  |
| INC              | 5                     | I                   | Input, channel C   |  |  |
| IND              | 11                    | I                   | Input, channel D   |  |  |
| OUTA             | 14                    | 0                   | Output, channel A  |  |  |
| OUTB             | 13                    | 0                   | Output, channel B  |  |  |
| OUTC             | 12                    | 0                   | Output, channel C  |  |  |
| OUTD             | 6                     | 0                   | Output, channel D  |  |  |
| V <sub>CC1</sub> | 1                     | —                   | Power supply, side 1   |  |  |
| V <sub>CC2</sub> | 16                    | _                   | Power supply, side 2   |  |  |

(1) I = Input, O = Output



## 5 Specifications

#### 5.1 Absolute Maximum Ratings

|                               |  | MIN  | MAX                                   | UNIT |
|-------------------------------|--|------|---------------------------------------|------|
| Supply voltage <sup>(2)</sup> | V <sub>CC1</sub> to GND1                       | -0.5 | 6                                     | V    |
| Supply voltage (              | V <sub>CC2</sub> to GND2                       | -0.5 | 6                                     | v    |
| Digital Input<br>Voltage      | INx to GNDx                                    | -0.5 | 6                                     | V    |
| Digital Input<br>Voltage      | ENx to GNDx                                    | -0.5 | 6                                     | V    |
| Digital Output<br>Voltage     | OUTx to GNDx                                   | -0.5 | V <sub>CCX</sub> + 0.5 <sup>(3)</sup> | V    |
| Digital Output<br>current     | Io   | -15  | 15                                    | mA   |
| Temperature                   | Operating junction temperature, T <sub>J</sub> |      | 150                                   | °C   |
| Temperature                   | Storage temperature, T <sub>stg</sub>          | -65  | 150                                   | °C   |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values

(3) Maximum voltage must not exceed 6V.

## 5.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
|                    |                         | Human body model (HBM), per ANSI/<br>ESDA/JEDEC JS-001, all pins <sup>(1)</sup>                | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged device model (CDM), per<br>JEDEC specification JESD22-C101, all<br>pins <sup>(2)</sup> | ±1500 | V    |

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

|                                   |   |                                       | MIN                    | NOM MAX                | UNIT |
|-----------------------------------|---|---------------------------------------|------------------------|------------------------|------|
| V (1)                             | Supply Voltage Side 1<br>(Recommended Operating<br>Range) | $V_{CC1} = 2.5V$ to 5V <sup>(3)</sup> | 2.25                   | 5.5                    | V    |
| V <sub>CC_RO</sub> <sup>(1)</sup> | Supply Voltage Side<br>2 (Recommended Operating<br>Range) | $V_{CC2} = 2.5V$ to 5V <sup>(3)</sup> | 2.25                   | 5.5                    | V    |
| V <sub>CC_UVLO+</sub>             | V <sub>CC</sub> UVLO threshold when supply                | voltage is rising                     |                        | 2.24                   | V    |
| V <sub>CC_UVLO</sub>              | V <sub>CC</sub> UVLO threshold when supply                | voltage is falling                    | 1.6                    |                        | V    |
| V <sub>CC_UVLO_HYS</sub>          | V <sub>CC</sub> Supply voltage UVLO hystere               | esis                                  | 0.1                    |                        | V    |
| V <sub>IH(ENx)</sub>              | Enable: High level Input voltage                          | Enable: High level Input voltage      | 0.7 x V <sub>CCI</sub> | V <sub>CCI</sub>       | V    |
| V <sub>IL(ENx)</sub>              | Enable: Low level Input voltage                           | Enable: Low level Input voltage       | 0                      | 0.3 x V <sub>CCI</sub> | V    |
| V <sub>IH(INx)</sub>              | Input: High level Input voltage                           |                                       | 0.7 x V <sub>CCI</sub> | V <sub>CCI</sub>       | V    |
| V <sub>IL(INx)</sub>              | Input: Low level Input voltage                            |                                       | 0                      | 0.3 x V <sub>CCI</sub> | V    |
|                                   |   | $V_{\rm CCO} = 5V^{(2)}$              | -4                     |                        | mA   |
| I <sub>OH</sub>                   | Output: High level output current                         | $V_{\rm CCO} = 3.3 V^{(2)}$           | -2                     |                        | mA   |
|                                   |   | $V_{CCO} = 2.5 V^{(2)}$               | -1                     |                        | mA   |
|                                   |   | $V_{CCO} = 5V^{(2)}$                  |                        | 4                      | mA   |
| I <sub>OL</sub>                   | Output: Low level output current                          | $V_{\rm CCO} = 3.3 V^{(2)}$           |                        | 2                      | mA   |
|                                   |   | $V_{CCO} = 2.5 V^{(2)}$               |                        | 1                      | mA   |
| DR                                | Data Rate   |                                       | 0                      | 100                    | Mbps |
| T <sub>A</sub>                    | Ambient temperature                                       |                                       | -40                    | 25 125                 | °C   |

(1)

(2) (3)

 $V_{CC1}$  and  $V_{CC2}$  can be set independent of one another  $V_{CC1}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ The channel outputs are in undetermined state when  $V_{CC_UVLO_{-}} \leq V_{CC1}$ ,  $V_{CC2} < V_{CC_RO(MIN)}$ .

#### **5.4 Thermal Information**

|                |      |                  | THERMAL METRIC <sup>(1)</sup>   |    |    |      |      | UNIT |
|----------------|------|------------------|---|----|----|------|------|------|
| PACKAGE        | PINS | R <sub>θJA</sub> | $R_{\theta JA}$ $R_{\theta JC(top)}$ $R_{\theta JB}$ $\psi_{JT}$ $\psi_{JB}$ $R_{\theta JC(bot)}$ |    |    |      | UNIT |      |
| DW (Wide-SOIC) | 16   | 83               | 48.5  | 49 | 28 | 48.4 | NA   | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) note.



## 5.5 Power Ratings

|                 | PARAMETER  | TEST CONDITIONS  | MIN | ТҮР | MAX   | UNIT |  |
|-----------------|--|--|-----|-----|-------|------|--|
| ISO6441         | ISO6441 (default high) and ISO6441F (default low, with F suffix) |  |     |     |       |      |  |
| PD              | Maximum power dissipation (both sides)                           | V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5V, T <sub>J</sub> = 150°C, C <sub>L</sub> |     |     | 201.9 | mW   |  |
| P <sub>D1</sub> |  | =15pF, Input a 50MHz 50% duty cycle  |     |     | 79.8  | mW   |  |
| P <sub>D2</sub> | Maximum power dissipation (side-2)                               | square wave  |     |     | 122.1 | mW   |  |



### 5.6 Insulation Specifications

|                   | PARAMETER   |   | VALUE              | LINUT            |
|-------------------|---|---|--------------------|------------------|
| FARAMETER         |   | TEST CONDITIONS   | 16-DW              | UNIT             |
| IEC 606           | 64-1  |   |                    |                  |
| CLR               | External clearance <sup>(1)</sup>                     | Side 1 to side 2 distance through air   | >8                 | mm               |
| CPG               | External creepage <sup>(1)</sup>                      | Side 1 to side 2 distance across package surface  | >8                 | mm               |
| DTI               | Distance through the insulation                       | Minimum internal gap (internal clearance)   | >17                | μm               |
| CTI               | Comparative tracking index                            | IEC 60112   | > 600              | V                |
|                   | Material Group  | According to IEC 60664-1  | l                  |                  |
|                   |   | Rated mains voltage ≤ 600V <sub>RMS</sub>   | I-IV               |                  |
|                   | Overvoltage category                                  | Rated mains voltage ≤ 1000V <sub>RMS</sub>  | -                  |                  |
| DIN EN            | IEC 60747-17 (VDE 0884-17) <sup>(2)</sup>             | · · · ·   |                    |                  |
| V <sub>IOTM</sub> | Maximum transient isolation voltage                   | V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60s (qualification);<br>V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t= 1s (100% production)   | 7071               | V <sub>PK</sub>  |
| V <sub>IMP</sub>  | Maximum impulse voltage <sup>(3)</sup>                | Tested in air, 1.2/50µs waveform per IEC 62368-1  | 8000               | V <sub>PK</sub>  |
| V <sub>IOSM</sub> | Maximum surge isolation voltage <sup>(4)</sup>        | V <sub>IOSM</sub> ≥ 1.3 x V <sub>IMP</sub> ; Tested in oil (qualification test),<br>1.2/50µs waveform per IEC 62368-1   | 10400              | V <sub>PK</sub>  |
|                   |   | $ \begin{array}{l} \mbox{Method a, After Input-output safety test subgroup 2/3,} \\ V_{ini} = V_{IOTM}, t_{ini} = 60s; \\ V_{pd(m)} = 1.2 \ x \ V_{IORM}, t_m = 10s \end{array} $ | ≤ 5                |                  |
| q <sub>pd</sub>   | Apparent charge <sup>(5)</sup>                        | Method a, After environmental tests subgroup 1,<br>$V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ;<br>$V_{pd(m)} = 1.6 \text{ x } V_{IORM}$ , $t_m = 10s$                                | ≤ 5                | рС               |
|                   |   |   | ≤ 5                |                  |
| C <sub>IO</sub>   | Barrier capacitance, input to output <sup>(6)</sup>   | $V_{IO} = 0.4 \times \sin (2 \pi ft), f = 1 MHz$  | ≅2.4               | pF               |
|                   |   | V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C   | > 10 <sup>12</sup> |                  |
| R <sub>IO</sub>   | Insulation resistance, input to output <sup>(6)</sup> | $V_{IO} = 500V, \ 100^{\circ}C \le T_A \le 125^{\circ}C$  | > 10 <sup>11</sup> | Ω                |
|                   |   | V <sub>IO</sub> = 500V at T <sub>S</sub> = 150°C  | > 10 <sup>9</sup>  |                  |
|                   | Pollution degree                                      |   | 2                  |                  |
|                   | Climatic category                                     |   | 40/125/21          |                  |
| UL 1577           | ,   | · · · · · ·   |                    |                  |
| V <sub>ISO</sub>  | Withstand isolation voltage                           | $V_{TEST} = V_{ISO}$ , t = 60s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1s (100% production)  | 5000               | V <sub>RMS</sub> |

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier tied together creating a two-pin device.



#### 5.7 Safety-Related Certifications

| •                      |   |                      |                              |  |
|------------------------|---|----------------------|------------------------------|--|
| VDE                    | CSA   | UL                   | CQC                          | TUV  |
| to DIN EN IEC 60747-17 | Plan to certify according<br>to IEC 62368-1, IEC<br>61010-1 and IEC 60601 | In LL 15// Component | Plan to certify according to | Plan to certify according<br>to EN 61010-1 and EN<br>62368-1 |
| Certificate planned    | Certificate planned   | Certificate planned  | Certificate planned          | Certificate planned  |

### 5.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

| -              | PARAMETER                               | TEST CONDITIONS  | MIN | TYP | MAX   | UNIT |
|----------------|---|--|-----|-----|-------|------|
| DW-16          | Package                                 |  |     |     |       |      |
|                |   | $R_{\theta JA} = 83^{\circ}C/W, V_{I} = 5.5V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$ |     |     | 273.8 | mA   |
| I <sub>S</sub> | Safety input, output, or supply current | $R_{\theta JA} = 83^{\circ}C/W, V_{I} = 3.6V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$ |     |     | 418.3 | mA   |
|                |   | $R_{\theta JA} = 83^{\circ}C/W, V_I = 2.75V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$      |     |     | 547.6 | ma   |
| Ps             | Safety input, output, or total power    | $R_{\theta JA} = 83^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$               |     |     | 1506  | mW   |
| Τs             | Maximum safety temperature              |  |     |     | 150   | °C   |

(1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>0,A</sub>, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



### 5.9 Electrical Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

|                         | PARAMETER  | TEST CONDITIONS MIN TYP  |                                       | TYP MAX                               | UNIT |
|-------------------------|--|--|---------------------------------------|---------------------------------------|------|
| V <sub>OH(OUTx)</sub>   | OUTx (output) high-level output voltage            | I <sub>OH</sub> = -4mA; See Section 6                                | V <sub>CCO</sub> - 0.4 <sup>(1)</sup> |                                       | V    |
| V <sub>OL(OUTx)</sub>   | OUTx (output) low-level output voltage             | I <sub>OL</sub> = 4mA; See Section 6                                 |                                       | 0.4                                   | V    |
| V <sub>IT+(INx)</sub>   | INx (input) switching threshold voltage, rising    |  |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IT-(INx)</sub>   | INx (input) switching threshold voltage, falling   |  | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(INx)</sub> | INx (input) switching threshold voltage hysteresis |  | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(INx)</sub>    | INx (input) high-level input current               | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx             |                                       | 10                                    | μA   |
| I <sub>IL(INx)</sub>    | INx (input) low-level input current                | V <sub>IL</sub> = 0V at INx  | -10                                   |                                       | μA   |
| V <sub>IH(ENx)</sub>    | ENx (enable) threshold voltage, rising             |  |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IL(ENx)</sub>    | ENx (enable) threshold voltage, falling            |  | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(ENx)</sub> | ENx (enable) threshold voltage hysteresis          |  | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(ENx)</sub>    | ENx (enable) high-level input current              | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx             |                                       | 10                                    | μA   |
| I <sub>IL(ENx)</sub>    | ENx (enable) low-level input current               | V <sub>IL</sub> = 0V at ENx  | -10                                   |                                       | μA   |
| C <sub>i</sub>          | Input Capacitance <sup>(2)</sup>                   | $V_{I} = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2MHz, V_{CC} = 5V$ |                                       | 1.5                                   | pF   |

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ Measured from input pin to same side ground. (1)

(2)



## 5.10 Supply Current Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

| PARAMETER                  | TEST CONDITIONS  |                     | SUPPLY<br>CURRENT | MIN | ТҮР  | МАХ  | UNIT |
|----------------------------|--|---------------------|-------------------|-----|------|------|------|
| ISO6441 (default high) and | ISO6441F (default low, with F suff                                       | x)                  |                   |     |      |      |      |
|                            | $V_{I} = V_{CC1}$ <sup>(1)</sup> (default high); $V_{I} = 0 V$ (4)       | default low, with F | I <sub>CC1</sub>  |     | 3.5  | 4.6  |      |
| Supply current - DC signal | suffix)  |                     | I <sub>CC2</sub>  |     | 2.3  | 3    |      |
| (2)                        | $V_I = 0 V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix) |                     | I <sub>CC1</sub>  |     | 9.8  | 11.5 |      |
|                            |  |                     | I <sub>CC2</sub>  |     | 4.4  | 5.1  |      |
|                            | 1Mbps  | 1Mbpo               | I <sub>CC1</sub>  |     | 6.8  | 8    | mA   |
|                            |  | TNIDPS              | I <sub>CC2</sub>  |     | 3.5  | 4.1  | ША   |
| Supply current - AC signal | All channels switching with square                                       | 10Mbps              | I <sub>CC1</sub>  |     | 7.3  | 8.5  |      |
| (3)                        | wave clock input; C <sub>L</sub> = 15 pF                                 | romps               | I <sub>CC2</sub>  |     | 5    | 5.7  |      |
|                            |  | 100146-00           | I <sub>CC1</sub>  |     | 12.6 | 14.5 |      |
|                            |  | 100Mbps             | I <sub>CC2</sub>  |     | 19   | 22.2 |      |

(1)

 $\label{eq:V_CC} \begin{array}{l} \mathsf{V}_{\text{CCI}} = \mathsf{Input}\text{-side }\mathsf{V}_{\text{CC}}\\ \mathsf{Supply current valid for }\mathsf{ENx} = \mathsf{V}_{\text{CCx}}\\ \mathsf{Supply current valid for }\mathsf{ENx} = \mathsf{V}_{\text{CCx}} \end{array}$ (2) (3)



### 5.11 Electrical Characteristics—3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

|                         | PARAMETER  | TEST CONDITIONS   | MIN                                   | TYP MAX                               | UNIT |
|-------------------------|--|---|---------------------------------------|---------------------------------------|------|
| V <sub>OH(OUTx)</sub>   | OUTx (output) high-level output voltage            | I <sub>OH</sub> = -2mA; See Section 6                                 | V <sub>CCO</sub> - 0.2 <sup>(1)</sup> |                                       | V    |
| V <sub>OL(OUTx)</sub>   | OUTx (output) low-level output voltage             | I <sub>OL</sub> = 2mA; See Section 6                                  |                                       | 0.2                                   | V    |
| V <sub>IT+(INx)</sub>   | INx (input) switching threshold voltage, rising    |   |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IT-(INx)</sub>   | INx (input) switching threshold voltage, falling   |   | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(INx)</sub> | INx (input) switching threshold voltage hysteresis |   | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(INx)</sub>    | INx (input) high-level input current               | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx              |                                       | 10                                    | μA   |
| I <sub>IL(INx)</sub>    | INx (input) low-level input<br>current             | V <sub>IL</sub> = 0V at INx   | -10                                   |                                       | μA   |
| V <sub>IH(ENx)</sub>    | ENx (enable) threshold voltage, rising             |   |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IL(ENx)</sub>    | ENx (enable) threshold voltage, falling            |   | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(ENx)</sub> | ENx (enable) threshold voltage hysteresis          |   | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(ENx)</sub>    | ENx (enable) high-level input current              | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx              |                                       | 10                                    | μA   |
| I <sub>IL(ENx)</sub>    | ENx (enable) low-level input current               | V <sub>IL</sub> = 0V at ENx   | -10                                   |                                       | μA   |
| C <sub>i</sub>          | Input Capacitance <sup>(2)</sup>                   | $V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2MHz, V_{CC} = 3.3V$ |                                       | 1.5                                   | pF   |

 $\label{eq:V_CC} V_{CCI} = \mbox{Input-side } V_{CC}; \ V_{CCO} = \mbox{Output-side } V_{CC} \\ \mbox{Measured from input pin to same side ground.}$ (1)

(2)



## 5.12 Supply Current Characteristics—3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

| PARAMETER                  | TEST CONDITIONS  |                     | SUPPLY<br>CURRENT | MIN | ТҮР  | МАХ  | UNIT |
|----------------------------|--|---------------------|-------------------|-----|------|------|------|
| ISO6441 (default high) and | d ISO6441F (default low, with F suff                                     | ix)                 |                   |     |      |      |      |
|                            | $V_{I} = V_{CC1}$ <sup>(1)</sup> (default high); $V_{I} = 0 V$ (d        | default low, with F | I <sub>CC1</sub>  |     | 3.6  | 4.6  |      |
| Supply current - DC signal | suffix)  |                     | I <sub>CC2</sub>  |     | 2.3  | 2.9  |      |
| (2)                        | $V_I = 0 V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix) |                     | I <sub>CC1</sub>  |     | 10   | 11.4 |      |
|                            |  |                     | I <sub>CC2</sub>  |     | 4.4  | 5    |      |
|                            | 1Mb  | 114650              | I <sub>CC1</sub>  |     | 6.8  | 7.9  | mA   |
|                            |  | TNIDPS              | I <sub>CC2</sub>  |     | 3.4  | 4    | ШA   |
| Supply current - AC signal | All channels switching with square                                       |                     | I <sub>CC1</sub>  |     | 7.2  | 8.2  |      |
| (3)                        | wave clock input; C <sub>L</sub> = 15pF                                  | 10Mbps              | I <sub>CC2</sub>  |     | 4.4  | 5    |      |
|                            |  | 40004               | I <sub>CC1</sub>  |     | 10.7 | 12.1 |      |
|                            |  | 100Mbps             | I <sub>CC2</sub>  |     | 13.7 | 15.6 |      |

(1)

 $\label{eq:V_CC} \begin{array}{l} \mathsf{V}_{\text{CCI}} = \mathsf{Input}\text{-side }\mathsf{V}_{\text{CC}}\\ \mathsf{Supply current valid for }\mathsf{ENx} = \mathsf{V}_{\text{CCx}}\\ \mathsf{Supply current valid for }\mathsf{ENx} = \mathsf{V}_{\text{CCx}} \end{array}$ (2)

(3)



### 5.13 Electrical Characteristics—2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

|                         | PARAMETER  | TEST CONDITIONS   | MIN                                   | TYP MAX                               | UNIT |
|-------------------------|--|---|---------------------------------------|---------------------------------------|------|
| V <sub>OH(OUTx)</sub>   | OUTx (output) high-level output voltage            | I <sub>OH</sub> = -1mA; See Section 6                                 | V <sub>CCO</sub> - 0.1 <sup>(1)</sup> |                                       | V    |
| V <sub>OL(OUTx)</sub>   | OUTx (output) low-level output voltage             | I <sub>OL</sub> = 1mA; See Section 6                                  |                                       | 0.1                                   | V    |
| V <sub>IT+(INx)</sub>   | INx (input) switching threshold voltage, rising    |   |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IT-(INx)</sub>   | INx (input) switching threshold voltage, falling   |   | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(INx)</sub> | INx (input) switching threshold voltage hysteresis |   | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(INx)</sub>    | INx (input) high-level input current               | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx              |                                       | 10                                    | μA   |
| I <sub>IL(INx)</sub>    | INx (input) low-level input<br>current             | V <sub>IL</sub> = 0V at INx   | -10                                   |                                       | μA   |
| V <sub>IH(ENx)</sub>    | ENx (enable) threshold voltage, rising             |   |                                       | 0.7 x V <sub>CCI</sub> <sup>(1)</sup> | V    |
| V <sub>IL(ENx)</sub>    | ENx (enable) threshold voltage, falling            |   | 0.3 x V <sub>CCI</sub>                |                                       | V    |
| V <sub>I_HYS(ENx)</sub> | ENx (enable) threshold voltage hysteresis          |   | 0.1 x V <sub>CCI</sub>                |                                       | V    |
| I <sub>IH(ENx)</sub>    | ENx (enable) high-level input current              | V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at ENx              |                                       | 10                                    | μA   |
| I <sub>IL(ENx)</sub>    | ENx (enable) low-level input current               | V <sub>IL</sub> = 0V at ENx   | -10                                   |                                       | μA   |
| C <sub>i</sub>          | Input Capacitance <sup>(2)</sup>                   | $V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2MHz, V_{CC} = 2.5V$ |                                       | 1.5                                   | pF   |

 $\label{eq:V_CC} V_{CCI} = \mbox{Input-side } V_{CC}; \ V_{CCO} = \mbox{Output-side } V_{CC} \\ \mbox{Measured from input pin to same side ground.}$ (1)

(2)



## 5.14 Supply Current Characteristics—2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

| PARAMETER                  | TEST CONDITIONS  |                     | SUPPLY<br>CURRENT | MIN | ТҮР  | MAX  | UNIT |
|----------------------------|--|---------------------|-------------------|-----|------|------|------|
| ISO6441 (default high) and | d ISO6441F (default low, with F suff                                     | fix)                |                   |     |      |      |      |
|                            | $V_{I} = V_{CC1}$ <sup>(1)</sup> (default high); $V_{I} = 0 V$ (d        | default low, with F | I <sub>CC1</sub>  |     | 3.6  | 4.5  |      |
| Supply current - DC signal | suffix)  |                     | I <sub>CC2</sub>  |     | 2.3  | 2.9  |      |
| (2)                        | $V_I = 0 V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix) |                     | I <sub>CC1</sub>  |     | 10   | 11.3 |      |
|                            |  |                     | I <sub>CC2</sub>  |     | 4.3  | 5    |      |
|                            | 1Mb  | 11/1622             | I <sub>CC1</sub>  |     | 6.8  | 7.8  | mA   |
|                            |  | Timps               | I <sub>CC2</sub>  |     | 3.4  | 4    | ШA   |
| Supply current - AC signal | All channels switching with square                                       | 10Mbps<br>100Mbps   | I <sub>CC1</sub>  |     | 7.1  | 8.2  |      |
| (3)                        | wave clock input; C <sub>L</sub> = 15pF                                  |                     | I <sub>CC2</sub>  |     | 4.1  | 4.9  |      |
|                            |  |                     | I <sub>CC1</sub>  |     | 10.1 | 11.2 |      |
|                            |  |                     | I <sub>CC2</sub>  |     | 11.3 | 12.8 |      |

(1)

 $\label{eq:V_CC} \begin{array}{l} V_{CCI} = \mbox{Input-side } V_{CC} \\ \mbox{Supply current valid for ENx} = V_{CCx} \\ \mbox{Supply current valid for ENx} = V_{CCx} \end{array}$ (2)

(3)



### 5.15 Switching Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

|                                     | PARAMETER  | TEST CONDITIONS  | MIN | TYP   | MAX | UNIT |
|-------------------------------------|--|--|-----|-------|-----|------|
| t <sub>PLH</sub> , t <sub>PHL</sub> | Propagation delay time   | @100kbps   |     | 6.2   | 10  | ns   |
| PWD                                 | Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub> | See Section 6  |     | 0.03  | 2.5 | ns   |
| t <sub>sk(o)</sub>                  | Channel-to-channel output skew time <sup>(2)</sup>                         | Same-direction channels  |     |       | 1.5 | ns   |
| t <sub>sk(pp)</sub>                 | Part-to-part skew time <sup>(3)</sup>                                      |  |     |       | 3   | ns   |
| t <sub>r</sub>                      | Output signal rise time  |  |     |       | 3   | ns   |
| t <sub>f</sub>                      | Output signal fall time  | See Section 6  |     |       | 3   | ns   |
| t <sub>PHZ</sub>                    | Disable propagation delay, high-to-high impedance output                   |  |     |       | 9   | ns   |
| t <sub>PLZ</sub>                    | Disable propagation delay, low-to-high impedance output                    |  |     |       | 8   | ns   |
| t <sub>PZH</sub>                    | Enable propagation delay, high impedance-to-high output for ISO644x        | See Section 6  |     |       | 7   | ns   |
| t <sub>PZL</sub>                    | Enable propagation delay, high impedance-to-low output for ISO644x         | -  |     |       | 8   | ns   |
| t <sub>PU</sub>                     | Time from $V_{CC}$ UVLO to valid output data                               | V <sub>CC</sub> ramp < 1µs   |     |       | 90  | μs   |
| t <sub>DO</sub>                     | Default output delay time from input power loss                            | Measured from the time VCC goes below $V_{CC\_UVLO-(MIN)}$ . See Section 6 |     | 0.055 | 0.1 | μs   |
| t <sub>ie</sub>                     | Time interval error  | 2 <sup>16</sup> – 1 PRBS data at 100 Mbps                                  |     | 0.21  |     | ns   |

(1) Also known as pulse skew.

(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



## 5.16 Switching Characteristics—3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$  (over recommended operating conditions unless otherwise noted)

|                                     | PARAMETER  | TEST CONDITIONS  | MIN | TYP  | MAX | UNIT |
|-------------------------------------|--|--|-----|------|-----|------|
| t <sub>PLH</sub> , t <sub>PHL</sub> | Propagation delay time   | @100kbps   |     | 7    | 12  | ns   |
| PWD                                 | Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub> | See Section 6  |     | 0.26 | 2.5 | ns   |
| t <sub>sk(o)</sub>                  | Channel-to-channel output skew time <sup>(2)</sup>                         | Same-direction channels  |     |      | 1.5 | ns   |
| t <sub>sk(pp)</sub>                 | Part-to-part skew time <sup>(3)</sup>                                      |  |     |      | 3   | ns   |
| t <sub>r</sub>                      | Output signal rise time  |  |     |      | 4   | ns   |
| t <sub>f</sub>                      | Output signal fall time  | - See Section 6  |     |      | 4   | ns   |
| t <sub>PHZ</sub>                    | Disable propagation delay, high-to-high impedance output                   |  |     |      | 14  | ns   |
| t <sub>PLZ</sub>                    | Disable propagation delay, low-to-high impedance output                    | _  |     |      | 12  | ns   |
| t <sub>PZH</sub>                    | Enable propagation delay, high impedance-to-high output for ISO644x        | See Section 6  |     |      | 11  | ns   |
| t <sub>PZL</sub>                    | Enable propagation delay, high impedance-to-low output<br>for ISO644x      |  |     |      | 10  | ns   |
| t <sub>PU</sub>                     | Time from V <sub>CC</sub> UVLO to valid output data                        | V <sub>CC</sub> ramp < 1µs   |     |      | 70  | μs   |
| t <sub>DO</sub>                     | Default output delay time from input power loss                            | Measured from the time VCC goes below $V_{CC\_UVLO-(MIN)}$ . See Section 6 |     | 0.06 | 0.1 | μs   |
| t <sub>ie</sub>                     | Time interval error  | 2 <sup>16</sup> – 1 PRBS data at 100 Mbps                                  |     | 0.2  |     | ns   |

(1) Also known as pulse skew.

t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



### 5.17 Switching Characteristics—2.5V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 2.5V ±10% (over recommended operating conditions unless otherwise noted)

|                                     | PARAMETER  | TEST CONDITIONS  | MIN | TYP  | MAX  | UNIT |
|-------------------------------------|--|--|-----|------|------|------|
| t <sub>PLH</sub> , t <sub>PHL</sub> | Propagation delay time   | @100kbps   |     | 8.4  | 14.5 | ns   |
| PWD                                 | Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> – t <sub>PLH</sub> | See Section 6  |     | 0.5  | 2.5  | ns   |
| t <sub>sk(o)</sub>                  | Channel-to-channel output skew time <sup>(2)</sup>                         | Same-direction channels  |     |      | 1.5  | ns   |
| t <sub>sk(pp)</sub>                 | Part-to-part skew time <sup>(3)</sup>                                      |  |     |      | 3    | ns   |
| t <sub>r</sub>                      | Output signal rise time  | See Section 6  |     |      | 5    | ns   |
| t <sub>f</sub>                      | Output signal fall time  | - See Section 6  |     |      | 5    | ns   |
| t <sub>PHZ</sub>                    | Disable propagation delay, high-to-high impedance output                   |  |     |      | 19   | ns   |
| t <sub>PLZ</sub>                    | Disable propagation delay, low-to-high impedance output                    | _  |     |      | 17   | ns   |
| t <sub>PZH</sub>                    | Enable propagation delay, high impedance-to-high output for ISO644x        | See Section 6  |     |      | 17   | ns   |
| t <sub>PZL</sub>                    | Enable propagation delay, high impedance-to-low output for ISO644x         |  |     |      | 12   | ns   |
| t <sub>PU</sub>                     | Time from V <sub>CC</sub> UVLO to valid output data                        | V <sub>CC</sub> ramp < 1µs   |     |      | 80   | μs   |
| t <sub>DO</sub>                     | Default output delay time from input power loss                            | Measured from the time VCC goes below $V_{CC\_UVLO-(MIN)}$ . See Section 6 |     | 0.06 | 0.1  | μs   |
| t <sub>ie</sub>                     | Time interval error  | 2 <sup>16</sup> – 1 PRBS data at 100 Mbps                                  |     | 0.22 |      | ns   |

(1) Also known as pulse skew.


(2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




### **5.18 Insulation Characteristics Curves**

#### Insulation Characteristics Curves for Wide-SOIC (DW-16) Package






### **6** Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50kHz, 50% duty cycle, t<sub>r</sub>  $\leq$  1ns, t<sub>f</sub>  $\leq$  1ns, Z<sub>O</sub> = 50 $\Omega$ . At the input, 50 $\Omega$  resistor is required to terminate INx (input) generator signal. The 50 $\Omega$  resistor is not needed in the actual application.
- B.  $C_L = 15 pF$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .





- A.  $C_L = 15pF$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10mV/ns

#### Figure 6-2. Default Output Delay Time Test Circuit and Voltage Waveforms



- A.  $C_L = 15pF$  and includes instrumentation and fixture capacitance within ±20%.
- B. ENx =  $V_{CC}$ , channels are enabled during CMTI test.

#### Figure 6-3. Common-Mode Transient Immunity Test Circuit



## 7 Detailed Description

## 7.1 Overview

The ISO644x family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier.

The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The ISO644x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching.

The conceptual block diagram of the digital isolator, Figure 7-1, shows a functional block diagram of a typical channel.

## 7.2 Functional Block Diagram





Figure 7-1. Conceptual Block Diagram of an OOK Based Digital Isolator

Figure 7-2 shows a conceptual detail of how the ON-OFF keying scheme works.





## 7.3 Feature Description

Table 7-1 provides an overview of the device features.

| Table 7-1. Device realules |                        |                      |                |         |  |  |  |
|----------------------------|------------------------|----------------------|----------------|---------|--|--|--|
| PART NUMBER                | CHANNEL DIRECTION      | MAXIMUM DATA<br>RATE | DEFAULT OUTPUT | PACKAGE |  |  |  |
| ISO6441                    | 3 Forward<br>1 Reverse | 100Mbps              | High           | DW-16   |  |  |  |
| ISO6441F                   | 3 Forward<br>1 Reverse | 100Mbps              | Low            | DW-16   |  |  |  |

#### 7.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 25. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO644x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Higher on-chip decoupling capacitance to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by confirming purely differential internal operation.

### 7.4 Device Functional Modes

Table 7-2 lists the functional modes for the ISO644x devices.

| V <sub>CCI</sub> (1) | V <sub>cco</sub> | INPUT<br>(INx) | OUTPUT<br>ENABLE<br>(ENx) | OUTPUT<br>(OUTx) | COMMENTS  |  |  |  |  |  |
|----------------------|------------------|----------------|---------------------------|------------------|---|--|--|--|--|--|
|                      |                  | н              | H or open                 | н                | Normal Operation: A channel output assumes the logic state of the   |  |  |  |  |  |
|                      | PU               | L              | H or open                 | L                | input.  |  |  |  |  |  |
| PU                   |                  | Open           | H or open                 | Default          | Default mode: When INx is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO644x and <i>Low</i> for ISO644xF (with F suffix).   |  |  |  |  |  |
| x                    | PU               | х              | L                         | Z                | A low value of output enable causes the outputs to be high-<br>impedance.   |  |  |  |  |  |
| PD                   | PU               | x              | H or open                 | Default          | Default mode: When $V_{CCI}$ is unpowered, a channel output assumes<br>the logic state based on the selected default option. Default is <i>High</i><br>for ISO644x and <i>Low</i> for ISO644xF (with F suffix).<br>When $V_{CCI}$ transitions from unpowered to powered-up, a channel<br>output assumes the logic state of the input.<br>When $V_{CCI}$ transitions from powered-up to unpowered, channel<br>output assumes the selected default state. |  |  |  |  |  |
| x                    | PD               | x              | х                         | Undetermined     | When $V_{CCO}$ is unpowered, a channel output is undetermined <sup>(2)</sup> . When $V_{CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input.  |  |  |  |  |  |


#### Table 7-2. Function Table

(1) V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>; PU = Powered up (V<sub>CC</sub> ≥ V<sub>CC\_RO(MIN</sub>)); PD = Powered down (V<sub>CC</sub> ≤ V<sub>CC\_UVLO</sub>); X = Irrelevant; H = High level; L = Low level; Z = High Impedance


(2) The outputs are in undetermined state when  $V_{CC_UVLO_{-}} \leq V_{CCI}$  or  $V_{CCO} < V_{CC} \geq V_{CC_{-}RO(MIN)}$ .



#### 7.5 Device I/O Schematics



#### Figure 7-3. Input (INx) Default High (Device Without F Suffix Device) Schematics



## Figure 7-4. Input (INx) Default Low (Device With F Suffix Device) Schematics




Figure 7-5. Enable (ENx) Schematics






Figure 7-6. Output (OUTx) Schematics



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The ISO644x devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for parallel (multiple) driver applications. The ISO644x devices use single-ended CMOS-logic switching technology.

The supply voltage range is from 2.25V to 5.5V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within recommended operating conditions. As an example, supplying ISO644x  $V_{CC1}$  with 3.3V (which is within2.25V to 5.5V) and  $V_{CC2}$  with 5V (which is also within 2.25V to 5.5V) is possible. You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

#### 8.2 Typical Application

Figure 8-1 shows the isolated serial peripheral interface (SPI).




Figure 8-1. Isolated SPI for an Analog Input Module With 16 Inputs



#### 8.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 8-1.

| PARAMETER  | VALUE         |
|--|---------------|
| Supply voltage, $V_{CC1}$ and $V_{CC2}$                | 2.25V to 5.5V |
| Decoupling capacitor between V <sub>CC1</sub> and GND1 | 0.1µF         |
| Decoupling capacitor from $V_{CC2}$ and GND2           | 0.1µF         |

#### 8.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO644x family of devices only require two external bypass capacitors to operate.





Figure 8-2. Typical ISO644x Circuit




#### 8.2.3 Application Curve


The following typical eye diagrams of the ISO644x family of devices indicates low jitter and wide open eye at the maximum data rate of 100Mbps.



Horizontal 2ns / division, Vertical 1V / division. **Figure 8-3. ISO644x Eye Diagram at 100Mbps PRBS 2<sup>16</sup> – 1, 5V and 25°C** 



Horizontal 2ns / division, Vertical 500mV / division. **Figure 8-4. ISO644x Eye Diagram at 100Mbps PRBS 2<sup>16</sup> – 1, 3.3V and 25°C** 



Horizontal 2ns / division, Vertical 500mV / division. **Figure 8-5. ISO644x Eye Diagram at 100Mbps PRBS 2<sup>16</sup> – 1, 2.5V and 25°C** 



#### 8.3 Power Supply Recommendations

To provide reliable operation at data rates and supply voltages, a  $0.1\mu$ F bypass capacitor is recommended at the input and output supply pins (V<sub>CC1</sub> and V<sub>CC2</sub>). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' SN6501 or SN6505B. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies* or *SN6505B Low-noise*, *1-A Transformer Drivers for Isolated Power Supplies*.

### 8.4 Layout

#### 8.4.1 Layout Guidelines


A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see Layout Example ). Layer stacking for a four layer board must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.


- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This design makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide* application note.









Ground

Plane

(2<sup>nd</sup> Layer)



## 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Digital Isolator Design Guide, application note
- Texas Instruments, *Digital Isolator Design Guide*, application note
- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems, application note
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies, data sheet
- Texas Instruments, TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators, data sheet

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE           | REVISION | NOTES           |  |  |  |
|----------------|----------|-----------------|--|--|--|
| September 2024 | *        | Initial Release |  |  |  |

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## 11.1 Package Option Addendum

## **Packaging Information**

| Orderable<br>Device | Status <sup>(1)</sup> | Package Type | Package<br>Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball<br>Finish <sup>(6)</sup> | MSL Peak<br>Temp <sup>(3)</sup> |            | Device<br>Marking <sup>(4) (5)</sup> |
|---------------------|-----------------------|--------------|--------------------|------|-------------|-------------------------|------------------------------------|---------------------------------|------------|--------------------------------------|
| ISO6441DWR          | ACTIVE                | SOIC         | DW                 | 16   |             | Green (RoHS & no Sb/Br) | NIPDAU                             | Level-2-260C-1<br>YEAR          | -40 to 125 | ISO6441                              |




#### 11.2 Tape and Reel Information



31





| Device     | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO6441DWR | SOIC         | DW              | 16   | 2000 | 367.0       | 367.0      | 45.0        |




**DW0016B** 



## **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.


www.ti.com



## **EXAMPLE BOARD LAYOUT**

## DW0016B

### SOIC - 2.65 mm max height



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com



## **EXAMPLE STENCIL DESIGN**

## **DW0016B**

### SOIC - 2.65 mm max height



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.

www.ti.com

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated