

LM2902-Q1, LM2902B-Q1, and LM2902BA-Q1 Industry-Standard Quad Operational Amplifiers for Automotive Applications

1 Features

- AEC Q-100 qualified for automotive applications
 - Temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification 2
 - Device CDM ESD classification C5
- Wide supply range of:
 - 3V to 36V (LM2902B-Q1 and LM2902BA-Q1)
 - 3V to 32V (LM2902KV and LM2902KAV)
 - 3V to 26V (all other products)
- Input offset voltage maximum at 25°C of:
- 2mV (LM2902BA-Q1 and LM2902KAV)
 - 3mV (LM2902B-Q1)
- 7mV (all other products)
- Internal RF and EMI filter (LM2902B-Q1 and LM2902BA-Q1)
- Supply-current of 175µA per channel, typical
- Unity-gain bandwidth of 1.2MHz
- Common-mode input voltage range includes V–
- Differential input voltage range equal to maximumrated supply voltage

2 Applications

- Automotive lighting
- Body electronics
- Automotive head unit
- Telematics control unit
- Emergency call (eCall)
- Passive safety: brake system
- Electric vehicle / hybrid electric:
 - Inverter and motor control
 - On-board (OBC) and wireless charger
 - Battery management system (BMS)

3 Description


The LM2902-Q1, LM2902B-Q1, and LM2902BA-Q1 are industry-standard operational amplifiers that have been qualified for automotive use in accordance to the AEC-Q100 specifications. The LM2902B-Q1 and LM2902BA-Q1 are the next-generation versions of the LM2902-Q1, which include four high-voltage (36V) operational amplifiers (op amps). The LM2902B-Q1 and LM2902BA-Q1 provide outstanding value for cost-sensitive applications, with features including low offset (3mV and 2mV maximum, respectively), common-mode input range to ground, and high differential input voltage capability.

The LM2902B-Q1 and LM2902BA-Q1 simplify circuit design with enhanced features such as unity-gain stability, lower offset voltage of 0.3mV (typical), and lower quiescent current of 240µA (typical). High ESD (2kV, HBM) and integrated EMI and RF filters enable the LM2902B-Q1 and LM2902BA-Q1 devices to be used in the most rugged, environmentally challenging applications for the automotive marketplace.

Device Information

Device mornation							
PART NUMBER (1)	CHANNEL COUNT	PACKAGE	PACKAGE SIZE				
LM2902B-Q1		D (SOIC, 14)	8.65mm × 6mm				
		PW (TSSOP, 14)	5mm × 6.4mm				
	Quad	D (SOIC, 14)	8.65mm × 6mm				
LM2902BA-Q1	Quau	PW (TSSOP, 14)	5mm × 6.4mm				
LM2902-Q1		D (SOIC, 14)	8.65mm × 6mm				
		PW (TSSOP, 14)	5mm × 6.4mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Single-Pole, Low-Pass Filter



Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Pin Configurations and Functions	
5 Specifications4	
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings4	
5.3 Recommended Operating Conditions4	
5.4 Thermal Information5	
5.5 Electrical Characteristics - LM2902B-Q1 and	
LM2902BA-Q16	
5.6 Electrical Characteristics: LM2902-Q1,	
LM2902KV-Q1, LM2902KAV-Q18	
5.7 Operating Conditions: LM2902-Q1, LM2902KV-	
Q1, LM2902KAV-Q19	
5.8 Typical Characteristics10	
6 Parameter Measurement Information16	
7 Detailed Description17	
7.1 Overview17	

7.2 Functional Block Diagram	. 17
7.3 Feature Description.	17
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	.20
8.4 Layout	. 20
9 Device and Documentation Support	
9.1 Documentation Support	. 22
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 22
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	.22
9.6 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 23



4 Pin Configurations and Functions




Figure 4-1. D and PW Package 14-Pin SOIC and TSSOP (Top View)

Table 4-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.		DESCRIPTION		
IN1–	2	I	Inverting input, channel 1		
IN1+	3	I	Noninverting input, channel 1		
IN2–	6	I	Inverting input, channel 2		
IN2+	5	I	Noninverting input, channel 2		
IN3–	9	I	Inverting input, channel 3		
IN3+	10	I	Noninverting input, channel 3		
IN4–	13	I	Inverting input, channel 4		
IN4+	12	I	Noninverting input, channel 4		
NC	_	_	No internal connection		
OUT1	1	0	Output, channel 1		
OUT2	7	0	Output, channel 2		
OUT3	8	0	Output, channel 3		
OUT4	14	0	Output, channel 4		
V–	11	_	Negative (lowest) supply or ground (for single-supply operation)		
V+	4	_	Positive (highest) supply		



5 Specifications

5.1 Absolute Maximum Ratings

For $T_A = 25^{\circ}C$ (unless otherwise noted)⁽¹⁾

	LM2902B-Q1, LM2902BA-Q1	LM2902-Q1	LM2902KV-Q1	UNIT
Supply voltage, V _{CC} ⁽²⁾	40	26	32	V
Differential input voltage, V _{ID} ⁽³⁾	±40	±26	±32	V
Input voltage, V _I	-0.3 to 40	-0.3 to 26	-0.3 to 32	V
Duration of output short circuit (one amplifier) to ground at (or below) T _A = 25°C, V _{CC} ≤ $15V^{(4)}$	Unlimited	Unlimited	Unlimited	
Operating virtual junction temperature, T _J	150	142	142	°C
Storage temperature range, T _{stg}	-65 to 150	–65 to 150	-65 to 150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

5.2 ESD Ratings

			VALUE	UNIT
LM2902	2B-Q1 and LM2902BA-Q1			
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
	Charged-device model (CDM), per AEC Q100-011	±1500		
LM2902	2KV-Q1 and LM2902KAV-	Q1	·	
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±2000		
LM2902	2-Q1			
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V
. ,				

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _S Supply voltage, V _S = ([V+] – [V–])	LM2902B-Q1, LM2902BA-Q1	3	36		
	LM2902KV-Q1, LM2902KAV-Q1	3	30	V	
		LM2902-Q1	3	26	
V _{CM}	/ _{CM} Common-mode voltage		V-	(V+) – 2	V
T _A	T _A Operating ambient temperature		-40	125	°C



5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM2902-Q1, LM2902KV-Q1, LM2902KAV-Q1		LM2902B-Q1,		
		D (SOIC)	PW (TSSOP)	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101	86	99.3	133.3	°C/W
$R_{\theta JC}$	Junction-to-case (top) thermal resistance			60.4	63.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	—		57.5	76.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	—		19.8	15.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		_	57.0	75.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.



5.5 Electrical Characteristics - LM2902B-Q1 and LM2902BA-Q1

For $V_S = (V+) - (V-) = 5V$ to 36V (±2.5V to ±18V), at $T_A = 25^{\circ}$ C, $V_{CM} = V_{OUT} = V_S / 2$, and $R_L = 10$ k connected to $V_S / 2$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VO	OLTAGE							
		1				±0.3	±3.0	
		LM2902B-Q1		T _A = -40°C to 125°C			±4.0	
V _{os}	Input offset voltage					±0.3	±2	mV
		LM2902BA-Q1		T _A = -40°C to 125°C			±2.5	
dV _{OS} /dT	Input offset voltage drift	R _S = 0Ω		$T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$		±7		µV/°C
	Input offset voltage versus							-
PSRR	power supply				65	100		dB
	Channel separation	f = 1kHz to 20kHz				120		dB
INPUT VOL	TAGE RANGE							
V _{CM}	Common-mode voltage range	$V_{\rm S} = 3V$ to $36V$			V-		(V+) – 1.5	V
		V _S = 5V to 36V	1	$T_A = -40^{\circ}C$ to $125^{\circ}C$	V-		(V+) – 2	
CMRR	Common-mode rejection	$(V-) \le V_{CM} \le (V+) - 1.5V$	V _S = 3V to 36V		70	80		dB
	ratio	$(V-) \le V_{CM} \le (V+) - 2V$	$V_{\rm S}$ = 5V to 36V	$T_A = -40^{\circ}C$ to $125^{\circ}C$	65	80		
INPUT BIAS	S CURRENT							
IB	Input bias current					-10	-35	nA
.в				T _A = -40°C to 125°C			-50	
dI _{OS} /dT	Input offset current drift			$T_A = -40^{\circ}C$ to $125^{\circ}C$		10		pA/°C
I _{OS}	Input offset current					±0.5	±4	nA
US	input onset current			$T_A = -40^{\circ}C$ to $125^{\circ}C$			±5	114
dI _{OS} /dT	Input offset current drift			$T_A = -40^{\circ}C$ to $125^{\circ}C$		10		pA/°C
NOISE								
E _N	Input voltage noise	f = 0.1Hz to 10Hz				3		μV _{PP}
e _N	Input voltage noise density	R _S = 100Ω, V _I = 0V, f = 1kHz (s	see Noise-Test Circuit)			35		nV/√Hz
INPUT IMPI	EDANCE						I	
Z _{ID}	Differential					10 0.1		MΩ pF
Z _{ICM}	Common-mode					4 1.5		GΩ pF
OPEN-LOO								
			10kQ composted to		50	100		
A _{OL}	Open-loop voltage gain	$V_S = 15V$, $V_O = 1V$ to 11V, $R_L \ge$ (V-)	TUK12, connected to	T _A = -40°C to 125°C	25			V/mV
FREQUENC				14 10 0 10 120 0				
CBW/	Gain bandwidth product	P 1MO C 20pE (see Line	ty Coin Amplifier)			1.2		MHZ
GBW	Gain-bandwidth product	$R_L = 1M\Omega$, $C_L = 20pF$ (see Unit				1.2		MHz
SR	Slew rate	$R_L = 1M\Omega, C_L = 30pF, V_I = \pm 10$		lifier)		0.5		V/µs
SR Θ _m	Slew rate Phase margin	$\begin{aligned} R_L &= 1M\Omega, \ C_L &= 30 \text{pF}, \ V_I &= \pm 10 \\ G &= +1, \ R_L &= 10 \text{k}\Omega, \ C_L &= 20 \text{pF} \end{aligned}$	V (see Unity-Gain Amp	lifier)		0.5 56		V/µs ∘
SR	Slew rate Phase margin Settling time	$\begin{split} R_L &= 1 M \Omega, \ C_L = 30 \text{pF}, \ V_I = \pm 10 \\ G &= +1, \ R_L = 10 \text{k} \Omega, \ C_L = 20 \text{pF} \\ \hline \text{To } 0.1\%, \ V_S = 5 \text{V}, \ 2 \text{V Step }, \ G \end{split}$	V (see Unity-Gain Amp	lifier)		0.5 56 4		V/µs ° µs
SR Θ _m	Slew rate Phase margin Settling time Overload recovery time	$\begin{aligned} R_L &= 1M\Omega, \ C_L &= 30 \text{pF}, \ V_I &= \pm 10 \\ G &= +1, \ R_L &= 10 \text{k}\Omega, \ C_L &= 20 \text{pF} \end{aligned}$	V (see Unity-Gain Amp	lifier)		0.5 56		V/µs °
SR Θ _m	Slew rate Phase margin Settling time	$\begin{split} R_L &= 1 M \Omega, \ C_L = 30 \text{pF}, \ V_I = \pm 10 \\ G &= +1, \ R_L = 10 \text{k} \Omega, \ C_L = 20 \text{pF} \\ \hline \text{To } 0.1\%, \ V_S = 5 \text{V}, \ 2 \text{V Step }, \ G \end{split}$	V (see Unity-Gain Amp = +1, C _L = 100pF			0.5 56 4		V/µs ° µs
SR O _m t _S	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion +	$\begin{split} R_L &= 1M\Omega, \ C_L = 30 \text{pF}, \ V_l = \pm 10 \\ G &= +1, \ R_L = 10 \text{k}\Omega, \ C_L = 20 \text{pF} \\ \text{To} \ 0.1\%, \ V_S &= 5\text{V}, \ 2\text{V} \ \text{Step} \ , \ G \\ V_{IN} &\times \text{gain} > \text{V}_S \end{split}$	V (see Unity-Gain Amp = +1, C _L = 100pF			0.5 56 4 10		V/µs ° µs
SR Θ_m t_S THD+N OUTPUT	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion +	$\begin{split} R_L &= 1M\Omega, \ C_L = 30 \text{pF}, \ V_l = \pm 10 \\ G &= +1, \ R_L = 10 \text{k}\Omega, \ C_L = 20 \text{pF} \\ \text{To} \ 0.1\%, \ V_S &= 5\text{V}, \ 2\text{V} \ \text{Step} \ , \ G \\ V_{IN} &\times \text{gain} > \text{V}_S \end{split}$	V (see Unity-Gain Amp = +1, C _L = 100pF	;, I _{OUT} ≤ 50μA, BW = 80kHz		0.5 56 4 10 0.001%	1.5	V/µs ° µs
SR Øm ts THD+N OUTPUT Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion +	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF	i, I _{OUT} ≤ 50μA, BW = 80kHz I _{OUT} = -50μA		0.5 56 4 10 0.001%	1.5	V/μs ° μs μs V
SR Øm ts THD+N OUTPUT Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion +	$\begin{split} R_L &= 1M\Omega, \ C_L = 30 \text{pF}, \ V_l = \pm 10 \\ G &= +1, \ R_L = 10 \text{k}\Omega, \ C_L = 20 \text{pF} \\ \text{To} \ 0.1\%, \ V_S &= 5\text{V}, \ 2\text{V} \ \text{Step} \ , \ G \\ V_{IN} &\times \text{gain} > \text{V}_S \end{split}$	V (see Unity-Gain Amp = +1, C _L = 100pF	i, I _{OUT} ≤ 50μA, BW = 80kHz I _{OUT} = -50μA I _{OUT} = -1mA		0.5 56 4 10 0.001% 1.35 1.4	1.6	V/μs ° μs μs V V
SR Θ _m ts THD+N OUTPUT V ₀ V ₀ V ₀	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF	i, $I_{OUT} \le 50\mu$ A, BW = 80kHz $I_{OUT} = -50\mu$ A $I_{OUT} = -1m$ A $I_{OUT} = -5m$ A		0.5 56 4 10 0.001% 1.35 1.4 1.5	1.6 1.75	V/μs ° μs μs V V V V
SR Øm ts THD+N OUTPUT Vo Vo Vo Vo Vo Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF	$I_{OUT} \le 50\mu\text{A}, \text{BW} = 80\text{kHz}$ $I_{OUT} = -50\mu\text{A}$ $I_{OUT} = -1\text{mA}$ $I_{OUT} = -5\text{mA}$ $I_{OUT} = 50\mu\text{A}$		0.5 56 4 10 0.001% 1.35 1.4 1.5 100	1.6 1.75 150	V/μs ° μs μs V V V V V mV
SR Ø _m t _s THD+N OUTPUT V ₀ V ₀ V ₀ V ₀	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF _{MS} , V _S = 36V, R _L = 100k	$I_{OUT} \le 50\mu A, BW = 80kHz$ $I_{OUT} = -50\mu A$ $I_{OUT} = -1mA$ $I_{OUT} = -5mA$ $I_{OUT} = 50\mu A$ $I_{OUT} = 1mA$		0.5 56 4 10 0.001% 1.35 1.4 1.5	1.6 1.75	V/μs ° μs μs V V V V
SR Θm ts THD+N OUTPUT Vo Vo Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF	$I_{OUT} \le 50\mu A, BW = 80kHz$ $I_{OUT} = -50\mu A$ $I_{OUT} = -1mA$ $I_{OUT} = -5mA$ $I_{OUT} = 50\mu A$		0.5 56 4 10 0.001% 1.35 1.4 1.5 100	1.6 1.75 150	V/μs ° μs μs V V V V V MV
SR Θ _m ts THD+N OUTPUT V ₀ V ₀ V ₀ V ₀ V ₀	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF MS, V _S = 36V, R _L = 100H V _S = 5V, RL ≤ 10kΩ connected to (V–)	$I_{OUT} \le 50\mu\text{A}, \text{BW} = 80\text{kHz}$ $I_{OUT} = -50\mu\text{A}$ $I_{OUT} = -1\text{mA}$ $I_{OUT} = -5\text{mA}$ $I_{OUT} = 50\mu\text{A}$ $I_{OUT} = 1\text{mA}$	-20 ⁽¹⁾	0.5 56 4 0.001% 1.35 1.4 1.5 100 0.75	1.6 1.75 150 1	V/μs ° μs μs V V V V V V V V
SR Θ _m ts THD+N OUTPUT V ₀ V ₀ V ₀ V ₀ V ₀	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF _{MS} , V _S = 36V, R _L = 100k V _S = 5V, RL ≤ 10kΩ	$I_{OUT} \le 50\mu\text{A}, \text{BW} = 80\text{kHz}$ $I_{OUT} = -50\mu\text{A}$ $I_{OUT} = -1\text{mA}$ $I_{OUT} = -5\text{mA}$ $I_{OUT} = 50\mu\text{A}$ $I_{OUT} = 1\text{mA}$	-20 ⁽¹⁾	0.5 56 4 10 0.001% 1.35 1.4 1.5 100 0.75 5	1.6 1.75 150 1	V/μs ° μs μs V V V V V W V W W W W W W W W W W W W
SR Øm ts THD+N OUTPUT Vo Vo Vo Vo Vo Vo Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from	$\label{eq:response} \begin{split} & R_{L} = 1M\Omega, C_{L} = 30pF, V_{I} = \pm 10\\ & G = +1, R_{L} = 10k\Omega, C_{L} = 20pF\\ & To \; 0.1\%, V_{S} = 5V, 2V \; Step \; , \; G\\ & V_{IN} \times gain > V_{S}\\ & G = +1, f = 1kHz, V_{O} = 3.53V_{RN}\\ & Positive \; Rail \; (V+)\\ & Negative \; Rail \; (V+)\\ & Negative \; Rail \; (V-)\\ & V_{S} = 15V; V_{O} = V-; V_{ID} = 1V \end{split}$	V (see Unity-Gain Amp = +1, C _L = 100pF MS, V _S = 36V, R _L = 100k V _S = 5V, RL ≤ 10kΩ connected to (V–) Source	$I_{OUT} ≤ 50µA, BW = 80kHz$ $I_{OUT} = -50µA$ $I_{OUT} = -1mA$ $I_{OUT} = -5mA$ $I_{OUT} = 50µA$ $I_{OUT} = 1mA$ $T_A = -40°C \text{ to } 125°C$		0.5 56 4 10 0.001% 1.35 1.4 1.5 100 0.75 5	1.6 1.75 150 1	V/µs ° µs µs V V V V V V W V mV mA
SR Θ _m t _s THD+N OUTPUT V ₀ V ₀ V ₀ V ₀ V ₀	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from rail	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF MS, V _S = 36V, R _L = 100H V _S = 5V, RL ≤ 10kΩ connected to (V–)	$I_{OUT} \le 50\mu\text{A}, \text{BW} = 80\text{kHz}$ $I_{OUT} = -50\mu\text{A}$ $I_{OUT} = -1\text{mA}$ $I_{OUT} = -5\text{mA}$ $I_{OUT} = 50\mu\text{A}$ $I_{OUT} = 1\text{mA}$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-10 ⁽¹⁾	0.5 56 4 10 0.001% 1.35 1.4 1.5 100 0.75 5 -30	1.6 1.75 150 1	V/µs ° µs µs V V V V V V W V MV MA mA
SR Øm ts THD+N OUTPUT Vo Vo Vo Vo Vo Vo Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from rail	$eq:rescaled_$	V (see Unity-Gain Amp = +1, C _L = 100pF MS, V _S = 36V, R _L = 100k V _S = 5V, RL ≤ 10kΩ connected to (V–) Source	$I_{OUT} ≤ 50µA, BW = 80kHz$ $I_{OUT} = -50µA$ $I_{OUT} = -1mA$ $I_{OUT} = -5mA$ $I_{OUT} = 50µA$ $I_{OUT} = 1mA$ $T_A = -40°C \text{ to } 125°C$	-10 ⁽¹⁾ 10 ⁽¹⁾ 5 ⁽¹⁾	0.5 56 4 10 0.001% 1.35 1.4 1.5 100 0.75 5 -30 20	1.6 1.75 150 1	V/µs ° µs µs V V V V V W V MV V mV MA mA mA
SR Øm ts THD+N OUTPUT Vo Vo Vo Vo Vo Vo Vo Vo	Slew rate Phase margin Settling time Overload recovery time Total harmonic distortion + noise Voltage output swing from rail	$\label{eq:response} \begin{split} & R_{L} = 1M\Omega, C_{L} = 30pF, V_{I} = \pm 10\\ & G = +1, R_{L} = 10k\Omega, C_{L} = 20pF\\ & To \; 0.1\%, V_{S} = 5V, 2V \; Step \; , \; G\\ & V_{IN} \times gain > V_{S}\\ & G = +1, f = 1kHz, V_{O} = 3.53V_{RN}\\ & Positive \; Rail \; (V+)\\ & Negative \; Rail \; (V+)\\ & Negative \; Rail \; (V-)\\ & V_{S} = 15V; V_{O} = V-; V_{ID} = 1V \end{split}$	V (see Unity-Gain Amp = +1, C_L = 100pF MS, V_S = 36V, R_L = 100k V _S = 5V, $R_L \le 10k\Omega$ connected to (V–) Source Sink	$I_{OUT} \le 50\mu\text{A}, \text{BW} = 80\text{kHz}$ $I_{OUT} = -50\mu\text{A}$ $I_{OUT} = -1\text{mA}$ $I_{OUT} = -5\text{mA}$ $I_{OUT} = 50\mu\text{A}$ $I_{OUT} = 1\text{mA}$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-10 ⁽¹⁾ 10 ⁽¹⁾	0.5 56 4 10 0.001% 1.35 1.4 1.5 100 0.75 5 -30	1.6 1.75 150 1	V/μs ° μs μs V V V V V V MV V mV mA mA

Copyright © 2024 Texas Instruments Incorporated



5.5 Electrical Characteristics - LM2902B-Q1 and LM2902BA-Q1 (continued)

For $V_S = (V+) - (V-) = 5V$ to 36V (±2.5V to ±18V), at $T_A = 25^{\circ}$ C, $V_{CM} = V_{OUT} = V_S / 2$, and $R_L = 10k$ connected to $V_S / 2$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
R _O	Open-loop output impedance	f = 1MHz, I _O = 0A			300		Ω	
POWER SUP	POWER SUPPLY							
	V _S = 5V; I _O = 0A	T _A = -40°C to 125°C		175	300	μA		
	amplifier	V _S = 36V; I _O = 0A	T _A = -40°C to 125°C		350	750	μA	

(1) Specified by design and characterization only.



5.6 Electrical Characteristics: LM2902-Q1, LM2902KV-Q1, LM2902KAV-Q1

For $V_S = (V_+) - (V_-) = 5V$, at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	TA ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{IO}	Input offset voltage	V_{CC} = 5V to 26V, V_{IC} =	= V _{ICR} min,	25°C		3	7	mV	
VIV	input onset voltage	V _O = 1.4V		Full Range			10	IIIV	
ha	Input offset current	V _O = 1.4V		25°C		2	50	nA	
I _{IO}	input onset current	VO - 1.4V		Full Range			300		
I	Input bias current	V _O = 1.4V		25°C		-20	-250	nA	
I _{IB}	input bias current	v ₀ = 1.4v		Full Range			-500		
V	Common-mode input voltage	$V_{CC} = 5V$ to 26V		25°C	V-	(V+) - 1.5	V	
V _{ICR}	range	V _{CC} - 5V 10 20V		Full Range	V-	(V+) - 2	v	
		$R_L = 10k\Omega$		25°C	(V+) – 1.5				
V _{OH}	High-level output voltage	V _{CC} = 26V,	$R_L = 2k\Omega$	Full Range	22			V	
		V _{CC} = 26V	$R_L \ge 10k\Omega$	Full Range	23	24			
V _{OL}	Low-level output voltage	$R_{L} \le 10 k\Omega$		Full Range		5	20	mV	
Δ	Large-signal differential voltage	V_{CC} = 15V, V_{O} = 1V to	111/ P. > 2k0	25°C		100		V/mV	
A _{VD}	amplification	V _{CC} - 15V, V _O - 1V to	$\Gamma V, R_{L} \simeq 2R\Omega$	Full Range	15			V/IIIV	
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		25°C	50	80		dB	
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC} / \Delta V_{IO})$			25°C	50	100		dB	
V ₀₁ / V ₀₂	Crosstalk attenuation	f = 1kHz to 20kHz		25°C		120		dB	
	Output current		V 45V/V 0		25°C	-20	-30	-60	
		V _{CC} = 15V, V _O = 0	$V_{ID} = 1V,$	Full Range	-10			mA	
I _O		V _{CC} = 15V, V _O = 15V		25°C	10	20			
			$V_{ID} = -1V$,	Full Range	5				
		V _{ID} = -1V	V _O = 200mV	25°C		30		μA	
I _{OS}	Short-circuit output current	V _{CC} at 5V, GND at −5V	V _O = 0	25°C		±40	±60	mA	
		V _O = 2.5V	No load	Full Range		0.7	1.2		
I _{CC}	Supply current (four amplifiers)	$V_{CC} = 26V,$ $V_{O} = 0.5V_{CC}$	No load	Full Range		1.4	3	mA	
				25°C		3	7		
		V_{CC} = 5V to 32V,	Non-A devices	Full Range			10		
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}min$ $V_O = 1.4V$	A-suffix	25°C		1	2	mV	
		v ₀ - 1.4v	devices	Full Range		-	4		
ΔV _{IO} /ΔT	Temperature drift	R _S = 0Ω		Full Range		7		µV/°C	
	· · ·	-		25°C		2	50		
I _{IO}	Input offset current	V _O = 1.4V		Full Range			150	nA	
ΔI _{IO} /ΔT	Temperature drift			Full Range		10		pA/°C	
10	·			25°C		-20	-250		
I _{IB}	Input bias current	V _O = 1.4V		Full Range			-500	nA	
	Common-mode input voltage	$V_{\rm CC}$ = 5V to 32V		25°C	0 to V _{CC} - 1.	5		V	
V _{ICR}	range	v _{CC} - 5v 10 32v		Full Range	0 to V _{CC} – 2			v	
		$R_L = 10k\Omega$		25°C	V _{CC} – 1.5				
V _{OH}	High-level output voltage	V _{CC} = 32V	$R_L = 2k\Omega$	Full Range	26			V	
		V _{CC} = 32V	$R_L \ge 10k\Omega$	Full Range	27				
V _{OL}	Low-level output voltage	R _L ≤ 10kΩ		Full Range		5	20	mV	

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics: LM2902-Q1, LM2902KV-Q1, LM2902KAV-Q1 (continued)

For $V_{\alpha} = (V_{\alpha}) - (V_{\alpha})$	$(V) = 5V$ at $T_{1} = 25^{\circ}C$	(unless otherwise noted)	
$101 v_{S} = (v_{+})$	$(v_{-}) = 0v, at r_{A} = 200$		

	PARAMETER	TEST COND	ITIONS	TA ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
A _{VD}	Large-signal differential voltage amplification	$V_{CC} = 15V, V_O = 1V \text{ to}$ $R_L \ge 2k\Omega$	11V,	25°C Full Range	25 15	100		V/mV
	Amplifier-to-amplifier coupling ⁽³⁾	f = 1kHz to 20kHz, input referred		25°C		120		dB
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		25°C	60	80		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC} / \Delta V_{IO})$			25°C	60	100		dB
V ₀₁ / V ₀₂	Crosstalk attenuation	f = 1kHz to 20kHz		25°C		120		dB
	Output current	V _{CC} = 15V, V _O = 0	V _{ID} = 1V	25°C	-20	-30	-60	
		$v_{\rm CC} = 15v, v_0 = 0$	v _{ID} – 1v	Full Range	-10			mA
lo		V _{CC} = 15V, V _O = 15V	(1)/	25°C	10	20		ШA
		$v_{\rm CC} = 150, v_0 = 150$	v _{ID} = -1v	Full Range	5			
		V _{ID} = -1V	V _O = 200mV	25°C	12	40		μA
I _{OS}	Short-circuit output current	V _{CC} at 5V, GND at −5V	V _O = 0	25°C		±40	±60	mA
		V _O = 2.5V	No load	Full Range		0.7	1.2	
I _{CC}	Supply current (four amplifiers)	$V_{CC} = 32V,$ $V_{O} = 0.5V_{CC}$	No load	Full Range		1.4	3	mA

(1) Full range is -40° C to 125° C.

(2) All typical values are at $T_A = 25^{\circ}C$

(3) Due to proximity of external components, ensure that coupling is not originating via stray capacitance between these external parts. Typically, this can be detected, as this type of coupling increases at higher frequencies.


5.7 Operating Conditions: LM2902-Q1, LM2902KV-Q1, LM2902KAV-Q1

For $V_S = (V_+) - (V_-) = 15V$, at $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
SR	Slew rate at unity gain	$R_L = 1M\Omega$, $C_L = 30pF$, $V_I = \pm 10V$ (see Figure 6-1)	0.5	V/µs
B ₁	Unity-gain bandwidth	$R_L = 1M\Omega$, $C_L = 20pF$ (see Figure 6-1)	1.2	MHz
V _N	Equivalent input noise voltage	$R_{S} = 100\Omega$, $V_{I} = 0V$, f = 1kHz (see Figure 6-2)	35	nV/√Hz




5.8 Typical Characteristics




















This typical characteristics section is applicable for LM2902B-Q1 and LM2902BA-Q1. Typical characteristics data in this section was taken with $T_A = 25^{\circ}$ C, $V_S = 36V$ (±18V), $V_{CM} = V_S / 2$, $R_{LOAD} = 10k\Omega$ connected to $V_S / 2$ (unless otherwise noted).





Copyright © 2024 Texas Instruments Incorporated





6 Parameter Measurement Information








Figure 6-2. Noise-Test Circuit




7 Detailed Description

7.1 Overview

The LM2902-Q1, LM2902B-Q1, and LM2902BA-Q1 devices consist of four independent, high-gain frequencycompensated operational amplifiers designed to operate from a single supply over a wide range of voltages. Operation from split supplies also is possible if the difference between the two supplies is within the supply voltage range, and V_S is at least 1.5V more positive than the input common-mode voltage. The low supplycurrent drain is independent of the magnitude of the supply voltage.

Applications include transducer amplifiers, DC amplification blocks, and all the conventional operational amplifier circuits that now can be implemented more easily in single-supply-voltage systems. For example, these devices can be operated directly from the standard 5V supply used in digital systems and easily can provide the required interface electronics without additional ±5V supplies.

7.2 Functional Block Diagram



Schematic (Each Amplifier)

7.3 Feature Description

7.3.1 Input Common-Mode Range

The valid common-mode range is from device ground to $V_S - 1.5V$ ($V_S - 2V$ across temperature). Inputs may exceed V_S up to the maximum V_S without device damage. At least one input must be in the valid input common-mode range for the output to be the correct phase. If both inputs exceed the valid range, then the output phase is undefined. If either input more than 0.3V below V- then input current should be limited to 1mA and the output phase is undefined.

Copyright © 2024 Texas Instruments Incorporated



7.4 Device Functional Modes

The LM2902-Q1, LM2902B-Q1, and LM2902BA-Q1 devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier, depending on the application.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The LM2902-Q1, LM2902B-Q1, LM2902BA-Q1 operational amplifiers are useful in a wide range of signal conditioning applications. Inputs can be powered before V_S for flexibility in multiple supply circuits. For full application design guidelines related to this family of devices, please refer to the application report *Application design guidelines for LM324/LM358 devices*.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input and makes the voltage a negative voltage of the same magnitude. In the same manner, the device also makes negative voltages positive.




Figure 8-1. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen such that the supply is larger than the input voltage range and output range. For instance, this application scales a signal of $\pm 0.5V$ to $\pm 1.8V$. Setting the supply at $\pm 12V$ is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{VOUT}{VIN}$$
(1)

$$A_{\rm V} = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliampere range. This allows the part to not draw too much current. This example uses $10k\Omega$ for R_I which means $36k\Omega$ is used for R_F . This was determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
(3)

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 19



8.2.3 Application Curve




Figure 8-2. Input and Output Voltages of the Inverting Amplifier

8.3 Power Supply Recommendations

CAUTION

Supply voltages larger than specified in the recommended operating region can permanently damage the device (see Section 5.1).

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see Section 8.4.

8.4 Layout


8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep the traces separate, it is better to cross the sensitive trace perpendicular as opposed
 to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance, as shown in Figure 8-3.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



8.4.2 Layout Example








Figure 8-4. Operational Amplifier Schematic for Noninverting Configuration



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, Application Design Guidelines for LM324/LM358 Devices application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision H (October 2023) to Revision I (November 2024)	Page
•	Changed the status of the LM2902B-Q1 and LM2902BA-Q1 SOIC-14 package from: preview to: active	1

С	hanges from Revision G (February 2023) to Revision H (October 2023)	Page
•	Changed the format of Package Information table to include package lead size and channel count	1
•	Changed the status of the LM2902BA-Q1 TSSOP-14 package from: preview to: active	1

С	hanges from Revision F (May 2022) to Revision G (February 2023)	Page
•	Deleted the preview note for the LM2902B-Q1 TSSOP-14 package in the Device Information table	1
•	Changed the LM2902B-Q1 values in the Thermal Information section	<mark>5</mark>
•	Added Typical Characteristics curves for LM2902B-Q1 and LM2902BA-Q1	10



C	hanges from Revision E (April 2008) to Revision F (May 2022)	Page
•	Changed the name of the data sheet	1
•	Revised Features section to include LM2902B-Q1 and LM2902BA-Q1	
•	Added Applications section	1
•	Added LM2902B-Q1 and LM2902BA-Q1 to the Device Information table	1
•	Added LM2902B-Q1 and LM2902BA-Q1 to the Description section	1
•	Updated Pin Configurations and Functions section to include Pin Functions table	3
•	Added LM2902B-Q1 and LM2902BA-Q1 to the Absolute Maximum Ratings table	
•	Added ESD Ratings table with LM2902B-Q1 and LM2902BA-Q1	
•	Added LM2902B-Q1 and LM2902B-Q1 to Recommended Operating Conditions section	4
•	Added LM2902B-Q1 and LM2902BA-Q1 to Thermal Information section	5
•	Added Overview section to the data sheet	17
•	Added Feature Description section	17
•	Added Input Common-Mode Range section to Feature Description section	17
•	Added Device Functional Modes information for LM2902B-Q1 and LM2902BA-Q1	
•	Added Application and Implementation section for LM2902B-Q1 and LM2902BA-Q1	19
•	Added Application Information section for LM2902B-Q1 and LM2902BA-Q1	19
•	Added Typical Application section for LM2902B-Q1 and LM2902BA-Q1	19
•	Added Power Supply Recommendations section to data sheet	20
•	Added Layout section to data sheet	20
•	Added Device and Documentation Support section to data sheet	22
•	Added Mechanical, Packaging, and Orderable Information section to data sheet	23

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Draming			(2)	(6)	(3)		(4/5)	
LM2902BAQDRQ1	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M2902ABQD	Samples
LM2902BAQPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902BAQ	Samples
LM2902BQDRQ1	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2902BQD	Samples
LM2902BQPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2902BQ	Samples
LM2902KAVQDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902KAQ	Samples
LM2902KAVQPWRG4Q1	OBSOLET	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	2902KAQ	
LM2902KAVQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902KAQ	Samples
LM2902KVQDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902KVQ	Samples
LM2902KVQPWRG4Q1	OBSOLET	E TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	2902KVQ	
LM2902KVQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902KVQ	Samples
LM2902QDRG4Q1	OBSOLET	E SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	2902Q1	
LM2902QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902Q1	Samples
LM2902QPWRG4Q1	OBSOLET	E TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	2902Q1	
LM2902QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2902Q1	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM2902-Q1, LM2902B-Q1, LM2902BA-Q1 :

• Catalog : LM2902, LM2902B, LM2902BA

Enhanced Product : LM2902-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2902BAQDRQ1	SOIC	D	14	3000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2902BAQPWRQ1	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902BQDRQ1	SOIC	D	14	3000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2902BQPWRQ1	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KAVQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902KVQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2902QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2902BAQDRQ1	SOIC	D	14	3000	353.0	353.0	32.0
LM2902BAQPWRQ1	TSSOP	PW	14	3000	356.0	356.0	35.0
LM2902BQDRQ1	SOIC	D	14	3000	353.0	353.0	32.0
LM2902BQPWRQ1	TSSOP	PW	14	3000	356.0	356.0	35.0
LM2902KAVQPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2902KVQPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2902QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated