

# LM5143A-Q1 Automotive 3.5-V to 65-V Dual Synchronous Buck Controller With Low $I_Q$

## 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient operating temperature
- **Functional Safety-Capable**
  - [Documentation available to aid functional safety system design](#)
- Versatile synchronous buck DC/DC controller
  - Wide input voltage range of 3.5 V to 65 V
  - 1% accurate, fixed 3.3-V, 5-V, or adjustable outputs from 0.6 V to 55 V
  - $150^{\circ}\text{C}$  maximum junction temperature
  - 3.3- $\mu\text{A}$  typical shutdown mode current
  - 15- $\mu\text{A}$  typical no-load standby current
- Two interleaved synchronous buck channels
  - Dual channel or single-output **multiphase**
  - 65-ns  $t_{\text{ON}(\text{min})}$  for high  $V_{\text{IN}}/V_{\text{OUT}}$  ratio
  - 60-ns  $t_{\text{OFF}(\text{min})}$  for low dropout
- Inherent protection features for robust design
  - Hiccup mode overcurrent protection
  - Independent ENABLE and PGOOD functions
  - Adjustable output voltage soft start
  - VCC, VDDA, and gate-drive UVLO protection
  - Thermal shutdown protection with hysteresis
- Optimized for CISPR 25 class 5 **EMI** requirements
  - Slew-rate controlled adaptive **gate drivers**
  - **Spread spectrum** reduces peak emissions
- 100-kHz to 2.2-MHz switching frequency
  - SYNC in and SYNC out capability
  - Selectable diode emulation or FPWM modes
- VQFN-40 package with wettable flank pins
- Create a custom design using the LM5143A-Q1 with **WEBENCH® Power Designer**

## 2 Applications

- [Automotive electronic systems](#)
- [Infotainment systems, instrument clusters](#)
- [Advanced driver assistance systems \(ADAS\)](#)
- [Body electronics and lighting](#)

## 3 Description


The LM5143A-Q1 is a 65-V DC/DC synchronous buck controller for high-current single or dual outputs. Deriving from a **family** of wide- $V_{\text{IN}}$  range controllers, the device uses an interleaved, **stackable**, peak current-mode control architecture for easy loop compensation, fast transient response, excellent load and line regulation, and accurate current sharing with paralleled phases for higher output current. A high-side switch minimum on time of 65 ns provides large step-down ratios, enabling the direct conversion from 12-V, 24-V, or 48-V inputs to low-voltage rails for reduced system complexity and cost. The LM5143A-Q1 continues to operate during input voltage dips as low as 3.5 V, at nearly 100% duty cycle if needed.

The 15- $\mu\text{A}$  no-load quiescent current with the output voltage in regulation extends operating runtime in battery-powered automotive systems. Power the LM5143A-Q1 from the output of the switching regulator or another available source for even lower input quiescent current and power loss.

### Device Information

Part Number	Package <sup>(1)</sup>	Body Size (NOM)
LM5143A-Q1	VQFN (40)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



### High-Efficiency Dual Step-Down Regulator



## Table of Contents

<b>1 Features</b> .....	1	9.3 Feature Description.....	20
<b>2 Applications</b> .....	1	9.4 Device Functional Modes.....	32
<b>3 Description</b> .....	1	<b>10 Application and Implementation</b> .....	33
<b>4 Revision History</b> .....	2	10.1 Application Information.....	33
<b>5 Description (continued)</b> .....	3	10.2 Typical Applications.....	40
<b>6 Device Comparison Table</b> .....	3	<b>11 Power Supply Recommendations</b> .....	53
<b>7 Pin Configuration and Functions</b> .....	4	<b>12 Layout</b> .....	54
7.1 Wettable Flanks.....	6	12.1 Layout Guidelines.....	54
<b>8 Specifications</b> .....	7	12.2 Layout Example.....	57
8.1 Absolute Maximum Ratings.....	7	<b>13 Device and Documentation Support</b> .....	59
8.2 ESD Ratings.....	7	13.1 Device Support.....	59
8.3 Recommended Operating Conditions.....	8	13.2 Documentation Support.....	60
8.4 Thermal Information.....	8	13.3 Receiving Notification of Documentation Updates..	61
8.5 Electrical Characteristics.....	9	13.4 Support Resources.....	61
8.6 Switching Characteristics.....	12	13.5 Trademarks.....	61
8.7 Typical Characteristics.....	13	13.6 Electrostatic Discharge Caution.....	61
<b>9 Detailed Description</b> .....	18	13.7 Glossary.....	61
9.1 Overview.....	18	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	61
9.2 Functional Block Diagram.....	19		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2022	*	Initial release

## 5 Description (continued)

Several features are included to simplify compliance with EMI requirements. Adaptively timed, high-current MOSFET gate drivers with adjustable slew rate control minimize body diode conduction during switching transitions, reducing switching losses and improving thermal and EMI performance at high input voltage and high switching frequency. To reduce input capacitor ripple current and EMI filter size, 180° interleaved operation is provided for two outputs. A 90° out-of-phase clock output works well for cascaded, multichannel, or multiphase power stages. Resistor-adjustable switching frequency as high as 2.2 MHz can be synchronized to an external clock source up to 2.5 MHz to eliminate beat frequencies in noise-sensitive applications. Optional triangular spread spectrum modulation further improves the EMI signature.


Additional features of the LM5143A-Q1 include 150°C maximum junction temperature operation, user-selectable diode emulation for lower current consumption at light-load conditions, configurable soft-start functions, open-drain power-good flags for fault reporting and output monitoring, independent enable inputs, monotonic start-up into prebiased loads, an integrated VCC bias supply regulator with automatic changeover to an external bias connected at VCCX, programmable hiccup-mode overload protection, and thermal shutdown protection with automatic recovery. Current is sensed using the inductor DCR for highest efficiency or an optional shunt resistor for high accuracy.

The LM5143A-Q1 controller comes in a 6-mm × 6-mm thermally enhanced, 40-pin VQFN package. The wide input voltage range, low quiescent current consumption, high-temperature operation, cycle-by-cycle current limit, low EMI signature, and [small solution size](#) provide an ideal point-of-load regulator solution for applications requiring enhanced reliability and durability.

## 6 Device Comparison Table

Device	Orderable Part Number	Package Drawing	Package Type	Wettable Flanks	Maximum $V_{IN}$
<a href="#">LM5143A-Q1</a>	LM5143QRHARQ1	RHA	VQFNP	Yes	65 V
<a href="#">LM25143-Q1</a>	LM25143QRHARQ1	RHA	VQFNP	Yes	42 V

## 7 Pin Configuration and Functions



- A. Connect the exposed pad on the bottom to AGND and PGND on the PCB.

**Figure 7-1. Package (Top View)**

**Table 7-1. Pin Functions**

Pin		Type <sup>(1)</sup>	Description
Name	NO.		
SS2	1	I	Channel 2 soft-start programming pin. An external ceramic capacitor and an internal 20- $\mu$ A current source set the ramp rate of the internal error amplifier reference during soft start. Pulling SS2 below 150 mV turns off the channel 2 gate driver outputs, but all the other functions remain active.
COMP2	2	O	Output of the channel 2 transconductance error amplifier. COMP2 is high impedance in single-output interleaved or single-output multiphase operation.
FB2	3	I	Feedback input of channel 2. Connect FB2 to VDDA for a 3.3-V output or connect FB2 to AGND for a fixed 5-V output. A resistive divider from VOUT2 to FB2 sets the output voltage level between 0.6 V and 55 V. The regulation threshold at FB2 is 0.6 V.
CS2	4	I	Channel 2 current sense amplifier input. Connect CS2 to the inductor side of the external current sense resistor (or to the relevant sense capacitor terminal if inductor DCR current sensing is used) using a low-current Kelvin connection.
VOUT2	5	I	Output voltage sense and the current sense amplifier input of channel 2. Connect VOUT2 to the output side of the channel 2 current sense resistor (or to the relevant sense capacitor terminal if inductor DCR current sensing is used).
VCCX	6	P	Optional input for an external bias supply. If $V_{VCCX} > 4.3$ V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. Connect a ceramic capacitor between VCCX and PGND.
PG2	7	O	An open-collector output that goes low if VOUT2 is outside a specified regulation window
HOL2	8	O	Channel 2 high-side gate driver turn-off output
HO2	9	O	Channel 2 high-side gate driver turn-on output
SW2	10	P	Switching node of the channel 2 buck regulator. Connect to the bootstrap capacitor, the source terminal of the high-side MOSFET, and the drain terminal of the low-side MOSFET.
HB2	11	P	Channel 2 high-side driver supply for the bootstrap gate drive
LOL2	12	O	Channel 2 low-side gate driver turn-off output
LO2	13	O	Channel 2 low-side gate driver turn-on output
PGND2	14	G	Power-ground connection pin for the low-side NMOS gate driver
VCC	15, 16	P	VCC bias supply pin. Pins 15 and 16 must to be connected together on the PCB. Connect ceramic capacitors between VCC and PGND1 and between VCC and PGND2.
PGND1	17	G	Power-ground connection pin for the low-side NMOS gate driver
LO1	18	O	Channel 1 low-side gate driver turn-on output
LOL1	19	O	Channel 1 low-side gate driver turn-off output
HB1	20	P	Channel 1 high-side driver supply for the bootstrap gate drive
SW1	21	P	Switching node of the channel 1 buck regulator. Connect to the channel 1 bootstrap capacitor, the source terminal of the high-side MOSFET, and the drain terminal of the low-side MOSFET.
HO1	22	O	Channel 1 high-side gate driver turn-on output
HOL1	23	O	Channel 1 high-side gate driver turn-off output
PG1	24	O	An open-collector output that goes low if VOUT1 is outside a specified regulation window
VIN	25	P	Supply voltage input source for the VCC regulators
VOUT1	26	I	Output voltage sense and the current sense amplifier input of channel 1. Connect VOUT1 to the output side of the channel 1 current sense resistor (or to the relevant sense capacitor terminal if inductor DCR current sensing is used).
CS1	27	I	Channel 1 current sense amplifier input. Connect CS1 to the inductor side of the external current sense resistor (or to the relevant sense capacitor terminal if inductor DCR current sensing is used) using a low-current Kelvin connection.
FB1	28	I	Feedback input of channel 1. Connect the FB1 pin to VDDA for a 3.3-V output or connect FB1 to AGND for a 5-V output. A resistive divider from VOUT1 to FB1 sets the output voltage level between 0.6 V and 55 V. The regulation threshold at FB1 is 0.6 V.
COMP1	29	O	Output of the channel 1 transconductance error amplifier (EA)
SS1	30	I	Channel 1 soft-start programming pin. An external capacitor and an internal 20- $\mu$ A current source set the ramp rate of the internal error amplifier reference during soft start. Pulling the SS1 voltage below 150 mV turns off the channel 1 gate driver outputs, but all the other functions remain active.

**Table 7-1. Pin Functions (continued)**

Pin		Type <sup>(1)</sup>	Description
Name	NO.		
EN1	31	I	An active high input ( $V_{EN1} > 2\text{ V}$ ) enables output 1. If outputs 1 and 2 are disabled, the LM5143A-Q1 is in shutdown mode unless a SYNC signal is present at DEMB. EN1 must never be floating.
RES	32	O	Restart timer pin. An external capacitor configures the hiccup-mode current limiting. A capacitor at the RES pin determines the time the controller remains off before automatically restarting in hiccup mode. The two regulator channels operate independently. One channel can operate in normal mode while the other is in hiccup-mode overload protection. Hiccup mode commences when either channel experiences 512 consecutive PWM cycles with cycle-by-cycle current limiting. Connect RES to VDDA during power up to disable hiccup-mode protection.
DEMB	33	I	Diode emulation pin. Connect DEMB to AGND to enable diode emulation mode. Connect DEMB to VDDA to operate the LM5143A-Q1 in forced PWM (FPWM) mode with continuous conduction at light loads. DEMB can also be used as a synchronization input to synchronize the internal oscillator to an external clock.
MODE	34	I	Connect MODE to AGND or VDDA for dual-output or interleaved single-output operation, respectively. This also configures the LM5143A-Q1 with an EA transconductance of 1200 $\mu\text{S}$ . Connecting a 10-k $\Omega$ resistor between MODE and AGND sets the LM5143A-Q1 for dual-output operation with an ultra-low $I_Q$ mode and an EA transconductance of 60 $\mu\text{S}$ .
AGND	35	G	Analog ground connection. Ground return for the internal voltage reference and analog circuits
VDDA	36	O	Internal analog bias regulator output. Connect a ceramic decoupling capacitor from VDDA to AGND.
RT	37	I	Frequency programming pin. A resistor from RT to AGND sets the oscillator frequency between 100 kHz and 2.2 MHz.
DITH	38	I	A capacitor connected between the DITH pin and AGND is charged and discharged with a 20- $\mu\text{A}$ current source. If dithering is enabled, the voltage on the DITH pin ramps up and down modulating the oscillator frequency between -5% and +5% of the internal oscillator. Connecting DITH to VDDA during power up disables the dither feature. DITH is ignored if an external synchronization clock is used.
SYNCOUT	39	O	SYNCOUT is a logic level signal with a rising edge approximately 90° lagging HO2 (or 90° leading HO1). When the SYNCOUT signal is used to synchronize a second LM5143A-Q1 controller, all phases are 90° out of phase.
EN2	40	I	An active high input ( $V_{EN2} > 2\text{ V}$ ) enables output 2. If outputs 1 and 2 are disabled, the LM5143A-Q1 is in shutdown mode unless a SYNC signal is present on DEMB. EN2 must never be floating.

(1) P = Power, G = Ground, I = Input, O = Output

## 7.1 Wettable Flanks

100% automated visual inspection (AVI) post-assembly is typically required to meet requirements for high reliability and robustness. Standard quad-flat no-lead (QFN) packages do not have solderable or exposed pins and terminals that are easily viewed. It is therefore difficult to visually determine whether or not the package is successfully soldered onto the printed-circuit board (PCB). The wettable-flank process was developed to resolve the issue of side-lead wetting of leadless packaging. The is assembled using a 40-pin VQFN package with wettable flanks to provide a visual indicator of solderability, which reduces the inspection time and manufacturing costs.

## 8 Specifications

### 8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN to PGND	-0.3	70	V
	SW1, SW2 to PGND	-0.3	70	
	SW1, SW2 to PGND (20-ns transient)	-5		
	HB1 to SW1, HB2 to SW2	-0.3	6.5	
	HB1 to SW1, HB2 to SW2 (20-ns transient)	-5		
	HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2	-0.3	$V_{\text{HB}} + 0.3$	
	HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2 (20-ns transient)	-5		
	LO1, LOL1, LO2, LOL2 to PGND	-0.3	$V_{\text{VCC}} + 0.3$	
	LO1, LOL1, LO2, LOL2 to PGND (20-ns transient)	-1.5	$V_{\text{VCC}} + 0.3$	
	SS1, SS2, COMP1, COMP2, RES, RT, MODE, DITH to AGND	-0.3	$V_{\text{VDDA}} + 0.3$	
	EN1, EN2 to PGND	-0.3	70	
	VCC, VCCX, VDDA, PG1, PG2, DEMB, FB1, FB2 to AGND	-0.3	6.5	
	VOUT1, VOUT2, CS1, CS2 to AGND	-0.3	60	
	VOUT1 to CS1, VOUT2 to CS2	-0.3	0.3	
PGND to AGND	-0.3	0.3	V	
Operating junction temperature, $T_{\text{J}}$		-40	150	$^{\circ}\text{C}$
Storage temperature, $T_{\text{stg}}$		-40	150	$^{\circ}\text{C}$

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent damage to the device. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operation Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 8.2 ESD Ratings

			VALUE	UNIT	
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per AEC-Q100-002 <sup>(1)</sup> HBM ESD classification level 2	$\pm 2000$	V	
		Charge device model (CDM), per AEC-Q100-011, CDM ESD classification level C4B	Corner pins	$\pm 750$	V
			Other pins	$\pm 500$	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

### 8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted).

			MIN	NOM	MAX	UNIT
$V_{\text{IN}}$	Input voltage range	VIN to PGND	-0.3		65	V
		SW1, SW2 to PGND	-0.3		65	
		HB1 to SW1, HB2 to SW2	-0.3	5	5.25	
		HO1 to SW1, HOL1 to SW1, HO2 to SW2, HOL2 to SW2	-0.3	$V_{\text{HB}} + 0.3$		
		LO1, LOL1, LO2, LOL2 to PGND	-0.3	5	5.25	
		FB1, FB2, SS1, SS2, COMP1, COMP2, RES, DEMB, RT, MODE, DITH to AGND	-0.3		5.25	
		EN1, EN2 to PGND	-0.3		65	
		VCC, VCCX, VDDA to PGND	-0.3	5	5.25	
		VOUT1, VOUT2, CS1, CS2 to PGND	-0.3		55	
	PGND to AGND		-0.3		0.3	
$T_{\text{J}}$	Operating junction temperature		-40		150	$^{\circ}\text{C}$

### 8.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RHA (VQFN <sup>P</sup> )	UNIT
		40 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	31.7	$^{\circ}\text{C}/\text{W}$
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	22.0	$^{\circ}\text{C}/\text{W}$
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	12.6	$^{\circ}\text{C}/\text{W}$
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	0.3	$^{\circ}\text{C}/\text{W}$
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	12.6	$^{\circ}\text{C}/\text{W}$
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	2.6	$^{\circ}\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.



## 8.5 Electrical Characteristics

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted). Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{\text{VIN}} = 12\text{ V}$ ,  $V_{\text{VCCX}} = 5\text{ V}$ ,  $V_{\text{VOUT1}} = 3.3\text{ V}$ ,  $V_{\text{VOUT2}} = 5\text{ V}$ ,  $V_{\text{EN1}} = V_{\text{EN2}} = 5\text{ V}$ ,  $R_{\text{RT}} = 10\text{ k}\Omega$ ,  $f_{\text{SW}} = 2.2\text{ MHz}$ , no load on the drive outputs (HO1, HOL1, LO1, LOL1, HO2, HOL2, LO2, and LOL2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE (VIN)</b>						
$I_{\text{SHUTDOWN}}$	Shutdown mode current	$V_{\text{EN1}} = V_{\text{EN2}} = 0\text{ V}$		3.3	7	$\mu\text{A}$
$I_{\text{STANDBY1}}$	Standby current, channel 1	$V_{\text{EN1}} = 5\text{ V}$ , $V_{\text{EN2}} = 0\text{ V}$ , $V_{\text{VOUT1}} = 3.3\text{ V}$ , in regulation, no load, not switching, DEMB = MODE = GND		24		$\mu\text{A}$
$I_{\text{STANDBY2}}$	Standby current, channel 2	$V_{\text{EN1}} = 0\text{ V}$ , $V_{\text{EN2}} = 5\text{ V}$ , $V_{\text{VOUT2}} = 5\text{ V}$ , in regulation, no load, not switching, DEMB = MODE = GND		25		$\mu\text{A}$
$I_{\text{STANDBY3}}$	Standby current, channel 1, ultra-low $I_Q$ mode	$V_{\text{EN1}} = 5\text{ V}$ , $V_{\text{EN2}} = 0\text{ V}$ , $V_{\text{VOUT1}} = 3.3\text{ V}$ , in regulation, no load, not switching, DEMB = GND, $R_{\text{MODE}} = 10\text{ k}\Omega$ to GND		15		$\mu\text{A}$
$I_{\text{STANDBY4}}$	Standby current, channel 2, ultra-low $I_Q$ mode	$V_{\text{EN1}} = 0\text{ V}$ , $V_{\text{EN2}} = 5\text{ V}$ , $V_{\text{VOUT2}} = 5\text{ V}$ , in regulation, no load, not switching, DEMB = GND, $R_{\text{MODE}} = 10\text{ k}\Omega$ to GND		21		$\mu\text{A}$
<b>BIAS REGULATOR (VCC)</b>						
$V_{\text{VCC-REG}}$	VCC regulation voltage	$I_{\text{VCC}} = 100\text{ mA}$ , $V_{\text{VCCX}} = 0\text{ V}$	4.7	5	5.3	V
$V_{\text{CC-UVLO}}$	VCC UVLO rising threshold	$V_{\text{VCC}}$ rising	3.2	3.3	3.4	V
$V_{\text{VCC-HYST}}$	VCC UVLO hysteresis			175		mV
$I_{\text{VCC-LIM}}$	VCC sourcing current limit			-250		mA
<b>ANALOG BIAS (VDDA)</b>						
$V_{\text{VDDA-REG}}$	VDDA regulation voltage		4.75	5	5.25	V
$V_{\text{VDDA-UVLO}}$	VDDA UVLO rising threshold	$V_{\text{VCC}}$ rising, $V_{\text{VCCX}} = 0\text{ V}$	3.1	3.2	3.3	V
$V_{\text{VDDA-HYST}}$	VDDA UVLO hysteresis	$V_{\text{VCCX}} = 0\text{ V}$		90		mV
$R_{\text{VDDA}}$	VDDA resistance	$V_{\text{VCCX}} = 0\text{ V}$		20		$\Omega$
<b>EXTERNAL BIAS (VCCX)</b>						
$V_{\text{VCCX-ON}}$	$V_{\text{CCX(ON)}}$ rising threshold		4.1	4.3	4.4	V
$R_{\text{VCCX}}$	VCCX resistance	$V_{\text{VCCX}} = 5\text{ V}$		1.3		$\Omega$
$V_{\text{VCCX-HYST}}$	VCCX hysteresis voltage			130		mV
<b>CURRENT LIMIT (CS1, CS2)</b>						
$V_{\text{CS1}}$	Current limit threshold 1	Measured from CS1 to VOUT1	66	73	82	mV
$V_{\text{CS2}}$	Current limit threshold 2	Measured from CS2 to VOUT2	66	73	82	mV
$t_{\text{CS-DELAY}}$	CS delay to output			40		ns
$G_{\text{CS}}$	CS amplifier gain		11.25	12	12.6	V/V
$I_{\text{CS-BIAS}}$	CS amplifier input bias current				15	nA
<b>POWER GOOD (PG1, PG2)</b>						
$\text{PG1}_{\text{UV}}$	PG1 UV trip level	Falling with respect to the regulation voltage	89.5%	92%	94%	
$\text{PG2}_{\text{UV}}$	PG2 UV trip level	Falling with respect to the regulation voltage	89.5%	92%	94%	
$\text{PG1}_{\text{OV}}$	PG1 OV trip level	Rising with respect to the regulation voltage	107.5%	110%	112.5%	
$\text{PG2}_{\text{OV}}$	PG2 OV trip level	Rising with respect to the regulation voltage	107.5%	110%	112.5%	
$\text{PG1}_{\text{UV-HYST}}$	PG1 UV hysteresis			3.4%		
$\text{PG1}_{\text{OV-HYST}}$	PG1 OV hysteresis			3.4%		
$\text{PG2}_{\text{UV-HYST}}$	PG2 UV hysteresis			3.4%		
$\text{PG2}_{\text{OV-HYST}}$	PG2 OV hysteresis			3.4%		
$V_{\text{OL-PG1}}$	PG1 voltage	Open collector, $I_{\text{PG1}} = 2\text{ mA}$			0.4	V
$V_{\text{OL-PG2}}$	PG2 voltage	Open collector, $I_{\text{PG2}} = 2\text{ mA}$			0.4	V

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted). Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{\text{VIN}} = 12\text{ V}$ ,  $V_{\text{VCCX}} = 5\text{ V}$ ,  $V_{\text{VOUT1}} = 3.3\text{ V}$ ,  $V_{\text{VOUT2}} = 5\text{ V}$ ,  $V_{\text{EN1}} = V_{\text{EN2}} = 5\text{ V}$ ,  $R_{\text{RT}} = 10\text{ k}\Omega$ ,  $f_{\text{SW}} = 2.2\text{ MHz}$ , no load on the drive outputs (HO1, HOL1, LO1, LOL1, HO2, HOL2, LO2, and LOL2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{\text{PG-RISE-DLY}}$	OV filter time		25		$\mu\text{s}$	
$t_{\text{PG-FALL-DLY}}$	UV filter time		22		$\mu\text{s}$	
<b>HIGH-SIDE GATE DRIVER (HO1, HO2, HOL1, HOL2)</b>						
$V_{\text{HO-LOW}}$	HO low-state output voltage	$I_{\text{HO}} = 100\text{ mA}$	0.04		V	
$V_{\text{HO-HIGH}}$	HO high-state output voltage	$I_{\text{HO}} = -100\text{ mA}$ , $V_{\text{HO-HIGH}} = V_{\text{HB}} - V_{\text{HO}}$	0.09		V	
$t_{\text{HO-RISE}}$	HO rise time (10% to 90%)	$C_{\text{LOAD}} = 2.7\text{ nF}$	4		ns	
$t_{\text{HO-FALL}}$	HO fall time (90% to 10%)	$C_{\text{LOAD}} = 2.7\text{ nF}$	3		ns	
$I_{\text{HO-SRC}}$	HO peak source current	$V_{\text{HO}} = V_{\text{SW}} = 0\text{ V}$ , $V_{\text{HB}} = 5\text{ V}$ , $V_{\text{VCCX}} = 5\text{ V}$	3.25		A	
$I_{\text{HO-SINK}}$	HO peak sink current	$V_{\text{VCCX}} = 5\text{ V}$	4.25		A	
$V_{\text{BT-UV}}$	BOOT UVLO	$V_{\text{VCC}}$ falling	2.4		V	
$V_{\text{BT-UV-HYS}}$	BOOT UVLO hysteresis		113		mV	
$I_{\text{BOOT}}$	BOOT quiescent current		1.2		$\mu\text{A}$	
<b>LOW-SIDE GATE DRIVER (LO1, LO2, LOL1, LOL2)</b>						
$V_{\text{LO-LOW}}$	LO low-state output voltage	$I_{\text{LO}} = 100\text{ mA}$	0.04		V	
$V_{\text{LO-HIGH}}$	LO high-state output voltage	$I_{\text{LO}} = -100\text{ mA}$	0.07		V	
$t_{\text{LO-RISE}}$	LO rise time (10% to 90%)	$C_{\text{LOAD}} = 2.7\text{ nF}$	4		ns	
$t_{\text{LO-FALL}}$	LO fall time (90% to 10%)	$C_{\text{LOAD}} = 2.7\text{ nF}$	3		ns	
$I_{\text{LO-SOURCE}}$	LO peak source current	$V_{\text{HO}} = V_{\text{SW}} = 0\text{ V}$ , $V_{\text{HB}} = 5\text{ V}$ , $V_{\text{VCCX}} = 5\text{ V}$	3.25		A	
$I_{\text{LO-SINK}}$	LO peak sink current	$V_{\text{VCCX}} = 5\text{ V}$	4.25		A	
<b>RESTART (RES)</b>						
$I_{\text{RES-SRC}}$	RES current source		20		$\mu\text{A}$	
$V_{\text{RES-TH}}$	RES threshold		1.2		V	
$\text{HIC}_{\text{CYCLES}}$	HICCUP mode fault		512		cycles	
$R_{\text{RES-PD}}$	RES pulldown resistance		5.5		$\Omega$	
<b>OUTPUT VOLTAGE SETPOINT (VOUT1, VOUT2)</b>						
$V_{\text{OUT}_{33}}$	3.3-V output voltage setpoint	$\text{FB} = \text{VDDA}$ , $V_{\text{IN}} = 3.5\text{ V to }65\text{ V}$	3.267	3.3	3.335	V
$V_{\text{OUT}_{50}}$	5-V output voltage setpoint	$\text{FB} = \text{AGND}$ , $V_{\text{IN}} = 5.5\text{ V to }65\text{ V}$	4.95	5	5.05	V
<b>FEEDBACK (FB1, FB2)</b>						
$V_{\text{FB-3V3-SEL}}$	VOUT select threshold 3.3-V output		4.6		V	
$R_{\text{FB-5V}}$	Resistance FB to AGND for 5-V output	$V_{\text{MODE}} = 0\text{ V}$ or $R_{\text{MODE}} = 10\text{ k}\Omega$		500	$\Omega$	
$R_{\text{FB-EXTRES}}$	Thevenin equivalent resistance	$V_{\text{MODE}} = 0\text{ V}$ or $R_{\text{MODE}} = 10\text{ k}\Omega$ , $V_{\text{FB}} < 2\text{ V}$	5		k $\Omega$	
$V_{\text{FB2-LOW}}$	Primary mode select logic level low	$\text{MODE} = \text{VDDA}$		0.8	V	
$V_{\text{FB2-HIGH}}$	Primary mode select logic level high	$\text{MODE} = \text{VDDA}$	2		V	
$V_{\text{FB1-LOW}}$	Diode emulation logic level low in secondary mode	$\text{MODE} = \text{FB2} = \text{VDDA}$		0.8	V	
$V_{\text{FB1-HIGH}}$	FPWM logic level high in secondary mode	$\text{MODE} = \text{FB2} = \text{VDDA}$	2		V	
$V_{\text{FB-REG}}$	Regulated feedback voltage		0.594	0.6	0.606	V
<b>ERROR AMPLIFIER (COMP1, COMP2)</b>						
$g_{\text{m1}}$	EA transconductance	FB to COMP, $R_{\text{MODE}} < 5\text{ k}\Omega$ to AGND	1020	1200		$\mu\text{s}$
$g_{\text{m2}}$	EA transconductance, ultra-low $I_{\text{Q}}$ mode	$\text{MODE} = \text{GND}$ , $R_{\text{MODE}} = 10\text{ k}\Omega$		65		$\mu\text{s}$
$I_{\text{FB}}$	Error amplifier input bias current			30		nA
$V_{\text{COMP-CLMP}}$	COMP clamp voltage	$V_{\text{FB}} = 0\text{ V}$	3.3			V

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted). Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{VIN} = 12\text{ V}$ ,  $V_{VCCX} = 5\text{ V}$ ,  $V_{VOUT1} = 3.3\text{ V}$ ,  $V_{VOUT2} = 5\text{ V}$ ,  $V_{EN1} = V_{EN2} = 5\text{ V}$ ,  $R_{RT} = 10\text{ k}\Omega$ ,  $f_{SW} = 2.2\text{ MHz}$ , no load on the drive outputs (HO1, HOL1, LO1, LOL1, HO2, HOL2, LO2, and LOL2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{\text{COMP-SECOND}}$	COMP leakage, secondary mode	$V_{\text{COMP}} = 1\text{ V}$ , MODE = FB2 = VDDA			10	nA
$I_{\text{COMP-INTLV}}$	COMP2 leakage, interleaved mode	$V_{\text{COMP}} = 1\text{ V}$ , MODE = VDDA, $V_{\text{FB2}} = 0\text{ V}$			10	nA
$I_{\text{COMP-SRC1}}$	EA source current	$V_{\text{COMP}} = 1\text{ V}$ , $V_{\text{FB}} = 0.4\text{ V}$ , $V_{\text{MODE}} = 0\text{ V}$		190		$\mu\text{A}$
$I_{\text{COMP-SINK1}}$	EA sink current	$V_{\text{COMP}} = 1\text{ V}$ , $V_{\text{FB}} = 0.8\text{ V}$ , $V_{\text{MODE}} = 0\text{ V}$		165		$\mu\text{A}$
$I_{\text{COMP-SRC2}}$	EA source current, ultra-low $I_Q$ mode	$V_{\text{COMP}} = 1\text{ V}$ , $V_{\text{FB}} = 0.4\text{ V}$ , $R_{\text{MODE}} = 10\text{ k}\Omega$ to AGND		10		$\mu\text{A}$
$I_{\text{COMP-SINK2}}$	EA sink current, ultra-low $I_Q$ mode	$V_{\text{COMP}} = 1\text{ V}$ , $V_{\text{FB}} = 0.8\text{ V}$ , $R_{\text{MODE}} = 10\text{ k}\Omega$ to AGND		12		$\mu\text{A}$
$V_{\text{SS-OFFSET}}$	EA SS offset with $V_{\text{FB}} = 0\text{ V}$	Raise $V_{\text{SS}}$ until $V_{\text{COMP}} > 300\text{ mV}$		36		mV
<b>ADAPTIVE DEADTIME CONTROL</b>						
$V_{\text{GS-DET}}$	VGS detection threshold	VGS falling, no-load		2.5		V
$t_{\text{DEAD1}}$	HO off to LO on dead-time			22		ns
$t_{\text{DEAD2}}$	LO off to HO on dead-time			22		ns
<b>DIODE EMULATION (DEMB)</b>						
$V_{\text{DEMB-LOW}}$	DEMB input low threshold				0.8	V
$V_{\text{DEMB-Rising}}$	DEMB input high threshold		2			V
$V_{\text{ZC-SW}}$	Zero-cross threshold	$V_{\text{DEMB}} = 0\text{ V}$		-6		mV
$V_{\text{ZC-SS}}$	Zero-cross threshold soft-start	DEMB = VDDA, 50 SW cycles after first HO pulse		-5.4		mV
$V_{\text{ZC-DIS}}$	Zero-cross threshold disabled	DEMB = VDDA, 1000 SW cycles after first HO pulse		200		mV
<b>ENABLE (EN1, EN2)</b>						
$V_{\text{EN-LOW}}$	EN1, EN2 low threshold	$V_{\text{VCCX}} = 0\text{ V}$			0.8	V
$V_{\text{EN-HIGH-TH}}$	EN1, EN2 high threshold	$V_{\text{VCCX}} = 0\text{ V}$	2			V
$I_{\text{EN-LEAK}}$	EN1, EN2 leakage current	EN1, EN2 logic inputs only		0.05		$\mu\text{A}$
<b>SWITCHING FREQUENCY (RT)</b>						
$V_{\text{RT}}$	RT regulation voltage	$10\text{ k}\Omega < R_{\text{RT}} < 220\text{ k}\Omega$		0.8		V
<b>MODE</b>						
$R_{\text{MODE-HIGH}}$	Resistance to AGND for ultra-low $I_Q$		5			k $\Omega$
$R_{\text{MODE-LOW}}$	Resistance to AGND for normal $I_Q$				0.5	k $\Omega$
$V_{\text{MODE-LOW}}$	Non-interleaved mode input low threshold				0.8	V
$V_{\text{MODE-HIGH}}$	Interleaved mode input high threshold		2			V
<b>SYNCHRONIZATION INPUT (SYNCIN)</b>						
$V_{\text{DEMB-LOW}}$	DEMB input low threshold				0.8	V
$V_{\text{DEMB-HIGH}}$	DEMB input high threshold		2			V
$t_{\text{SYNC-MIN}}$	DEMB minimum pulse width	$V_{\text{MODE}} = 0\text{ V}$ or $R_{\text{MODE}} = 10\text{ k}\Omega$	20		250	ns
$f_{\text{SYNCIN}}$	External SYNC frequency range	$V_{\text{IN}} = 8\text{ V}$ to $18\text{ V}$ , % of the nominal frequency set by $R_{\text{RT}}$	-20%		20%	
$t_{\text{SYNCIN-HO1}}$	Delay from DEMB rising to HO1 rising edge			100		ns
$t_{\text{SYNCIN-SECOND}}$	Delay from DEMB falling edge to HO2 rising edge	Secondary mode, MODE = FB2 = VDDA		100		ns
$t_{\text{DEMB-FILTER}}$	Delay from DEMB low to diode emulation enable	$V_{\text{MODE}} = 0\text{ V}$ or $R_{\text{MODE}} = 10\text{ k}\Omega$	15		50	$\mu\text{s}$

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted). Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{VIN} = 12\text{ V}$ ,  $V_{VCCX} = 5\text{ V}$ ,  $V_{VOUT1} = 3.3\text{ V}$ ,  $V_{VOUT2} = 5\text{ V}$ ,  $V_{EN1} = V_{EN2} = 5\text{ V}$ ,  $R_{RT} = 10\text{ k}\Omega$ ,  $f_{SW} = 2.2\text{ MHz}$ , no load on the drive outputs (HO1, HOL1, LO1, LOL1, HO2, HOL2, LO2, and LOL2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{AWAKE-FILTER}}$	Maximum SYNC period to maintain standby state	$V_{EN1} = V_{EN2} = 0\text{ V}$		27		$\mu\text{s}$
<b>SYNCHRONIZATION OUTPUT (SYNCOUT)</b>						
$V_{\text{SYNCOUT-LO}}$	SYNCOUT low-state voltage	$I_{\text{SYNCOUT}} = 16\text{ mA}$			0.8	V
$f_{\text{SYNCOUT}}$	SYNCOUT frequency	MODE = FB2 = VDDA			0	Hz
$t_{\text{SYNCOUT1}}$	Delay from HO2 rising edge to SYNCOUT rising edge	$V_{\text{DEMB}} = 0\text{ V}$ , $T_S = 1/f_{\text{SW}}$ , $f_{\text{SW}}$ set by $R_{RT} = 220\text{ k}\Omega$		2.5		$\mu\text{s}$
$t_{\text{SYNCOUT2}}$	Delay from HO2 rising edge to SYNCOUT falling edge	$V_{\text{DEMB}} = 0\text{ V}$ , $T_S = 1/f_{\text{SW}}$ , $f_{\text{SW}}$ set by $R_{RT} = 220\text{ k}\Omega$		7.5		$\mu\text{s}$
<b>DITHER (DITH)</b>						
$I_{\text{DITH}}$	Dither source and sink current			21		$\mu\text{A}$
$V_{\text{DITH-HIGH}}$	Dither high-level threshold			1.25		V
$V_{\text{DITH-LOW}}$	Dither low-level threshold			1.15		V
<b>SOFT START (SS1, SS2)</b>						
$I_{\text{SS}}$	Soft-start current	$V_{\text{MODE}} = 0\text{ V}$	16	21	28	$\mu\text{A}$
$R_{\text{SS-PD}}$	Soft-start pulldown resistance	$V_{\text{MODE}} = 0\text{ V}$		3		$\Omega$
$V_{\text{SS-FB}}$	SS to FB clamp voltage	$V_{\text{CS}} - V_{\text{VOUT}} > 73\text{ mV}$		130		mV
$I_{\text{SS-SECOND}}$	SS leakage, secondary mode	$V_{\text{SS}} = 0.8\text{ V}$ , MODE = FB2 = VDDA		36		nA
$I_{\text{SS-INTLV}}$	SS2 leakage, interleaved mode	$V_{\text{SS}} = 0.8\text{ V}$ , MODE = VDDA, $V_{\text{FB2}} = 0\text{ V}$		35		nA
<b>THERMAL SHUTDOWN</b>						
$T_{\text{SHD}}$	Thermal shutdown			175		$^{\circ}\text{C}$
$T_{\text{SHD-HYS}}$	Thermal shutdown hysteresis			15		$^{\circ}\text{C}$


## 8.6 Switching Characteristics

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise noted). Typical values correspond to  $T_J = 25^{\circ}\text{C}$ ,  $V_{VIN} = 12\text{ V}$ ,  $V_{VCCX} = 5\text{ V}$ ,  $V_{VOUT1} = 3.3\text{ V}$ ,  $V_{VOUT2} = 5\text{ V}$ ,  $V_{EN1} = V_{EN2} = 5\text{ V}$ ,  $R_{RT} = 10\text{ k}\Omega$ ,  $f_{SW} = 2.2\text{ MHz}$ , no load on the gate driver outputs (HO1, HOL1, LO1, LOL1, HO2, HOL2, LO2, and LOL2).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{SW1}}$	Switching frequency 1	$R_{RT} = 100\text{ k}\Omega$	195	220	245	kHz
$f_{\text{SW2}}$	Switching frequency 2	$R_{RT} = 10\text{ k}\Omega$		2.2		MHz
$f_{\text{SW3}}$	Switching frequency 3	$R_{RT} = 220\text{ k}\Omega$		100		kHz
SLOPE1	Internal slope compensation 1	$R_{RT} = 10\text{ k}\Omega$		557		mV/ $\mu\text{s}$
SLOPE2	Internal slope compensation 2	$R_{RT} = 100\text{ k}\Omega$		64		mV/ $\mu\text{s}$
$t_{\text{ON(min)}}$	Minimum on time			35	80	ns
$t_{\text{OFF(min)}}$	Minimum off time			80	105	ns
$\text{PH}_{\text{HO1-HO2}}$	Phase between HO1 and HO2	DEMB = MODE = AGND		180		$^{\circ}$


## 8.7 Typical Characteristics

$V_{IN} = V_{EN1} = V_{EN2} = 12\text{ V}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise stated




See Figure 10-4.  $V_{OUT} = 5\text{ V}$   $f_{SW} = 2.1\text{ MHz}$

**Figure 8-1. Efficiency Versus Load**




See Figure 10-4.  $V_{OUT} = 3.3\text{ V}$   $f_{SW} = 2.1\text{ MHz}$

**Figure 8-2. Efficiency Versus Load**




See Figure 10-4.

**Figure 8-3. Switch Node Voltages**




See Figure 10-4.

**Figure 8-4. Start-Up Characteristic**




See Figure 10-4.

**Figure 8-5. Load Transient Response**




$V_{EN1} = V_{EN2} = 0\text{ V}$


**Figure 8-6. Shutdown Current Versus Temperature**




**Figure 8-7. Shutdown Current Versus Input Voltage**




**Figure 8-8. Channel 1 Standby Current Versus Temperature**




**Figure 8-9. ULIQ Mode Standby Current Versus Temperature**




**Figure 8-10. Fixed 3.3-V Output Voltage (VOUT1) Versus Temperature**




**Figure 8-11. Fixed 5-V Output Voltage (VOUT1) Versus Temperature**




**Figure 8-12. Feedback Voltage Versus Temperature**




**Figure 8-13. PG UV Thresholds Versus Temperature**




**Figure 8-14. PG OV Thresholds Versus Temperature**




**Figure 8-15. VCC Regulation Voltage Versus Temperature**




**Figure 8-16. VCC UVLO Thresholds Versus Temperature**




**Figure 8-17. VCC Current Limit Versus Temperature**




**Figure 8-18. VDDA Regulation Voltage Versus Temperature**




**Figure 8-19. VDDA UVLO Thresholds Versus Temperature**




**Figure 8-20. VCCX On and Off Thresholds Versus Temperature**




**Figure 8-21. VCCX Switch Resistance Versus Temperature**



**Figure 8-22. Current Sense (CS1) Threshold Versus Temperature**




**Figure 8-23. Current Sense (CS1) Amplifier Gain Versus Temperature**




**Figure 8-24. Minimum On Time and Off Time (HO1) Versus Temperature**






**Figure 8-25. BOOT (HB1) UVLO Thresholds Versus Temperature**



**Figure 8-26. Soft-Start (SS1) Current Versus Temperature**



**Figure 8-27. RT Resistance Versus Switching Frequency**

## 9 Detailed Description

### 9.1 Overview

The LM5143A-Q1 is a dual-phase or dual-channel switching controller that features all of the functions necessary to implement a high-efficiency synchronous buck power supply operating over a wide input voltage range from 3.5 V to 65 V. The LM5143A-Q1 is configured to provide a fixed 3.3-V or 5-V output, or an adjustable output between 0.6 V to 55 V. This easy-to-use controller integrates high-side and low-side MOSFET drivers capable of sourcing 3.25-A and sinking 4.25-A peak current. Adaptive dead-time control is designed to minimize body diode conduction during switching transitions.

Current-mode control using a shunt resistor or inductor DCR current sensing provides inherent line feedforward, cycle-by-cycle peak current limiting, and easy loop compensation. Current-mode control also supports a wide duty cycle range for high input voltage and low dropout applications as well as when a high voltage conversion ratio (for example, 10-to-1) is required. The oscillator frequency is user-programmable between 100 kHz to 2.2 MHz, and the frequency can be synchronized as high as 2.5 MHz by applying an external clock to DEMB.


An external bias supply can be connected to VCCX to maximize efficiency in high input voltage applications. A user-selectable diode emulation feature enables discontinuous conduction mode (DCM) operation to further improve efficiency and reduce power dissipation during light-load conditions. Fault protection features include the following:

- Current limiting
- Thermal shutdown
- UVLO
- Remote shutdown capability

The LM5143A-Q1 incorporates features to simplify the compliance with CISPR 25 automotive EMI requirements. An optional spread spectrum frequency modulation (SSFM) technique reduces the peak EMI signature, while the adaptive gate drivers with slew rate control minimize high-frequency emissions. Finally, 180° out-of-phase interleaved operation of the two controller channels reduces input filtering and capacitor requirements.

The LM5143A-Q1 is provided in a 40-pin VQFN package with wettable flanks and an exposed pad to aid in thermal dissipation.


## 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Input Voltage Range ( $V_{IN}$ )

The LM5143A-Q1 operational input voltage range is from 3.5 V to 65 V. The device is intended for step-down conversions from 12-V, 24-V, and 48-V supply rails. The application circuit in [Figure 9-1](#) shows all the necessary components to implement an LM5143A-Q1-based wide- $V_{IN}$  dual-output step-down regulator using a single supply. The LM5143A-Q1 uses an internal LDO subregulator to provide a 5-V VCC bias rail for the gate drive and control circuits (assuming the input voltage is higher than 5 V plus the necessary subregulator dropout specification).



**Figure 9-1. Dual-Output Regulator Schematic Diagram With an Input Voltage Range of 3.5 V to 65 V**

In high input voltage applications, make sure the VIN and SW pins do not exceed their absolute maximum voltage rating of 70 V during line or load transient events. Voltage excursions that exceed the [Absolute Maximum Ratings](#) can damage the IC. Proceed carefully during PCB layout and use high-quality input bypass capacitors to minimize voltage overshoot and ringing.

### 9.3.2 High-Voltage Bias Supply Regulator (VCC, VCCX, VDDA)

The LM5143A-Q1 contains an internal high-voltage VCC bias regulator that provides the bias supply for the PWM controller and the gate drivers for the external MOSFETs. The input voltage pin (VIN) can be connected directly to an input voltage source up to 65 V. However, when the input voltage is below the VCC setpoint level, the VCC voltage tracks VIN minus a small voltage drop.

The VCC regulator output current limit is 170 mA (minimum). At power up, the regulator sources current into the capacitors connected at the VCC pin. When the VCC voltage exceeds 3.3 V, both output channels are enabled (if EN1 and EN2 are connected to a voltage greater than 2 V) and the soft-start sequence begins. Both channels remain active unless the VCC voltage falls below the VCC falling UVLO threshold of 3.1 V (typical) or EN1 or EN2 is switched to a low state. The LM5143A-Q1 has two VCC pins that must be connected together on the PCB. TI recommends that two VCC capacitors are connected from VCC1 to PGND1 and from VCC2 to PGND2. The recommended range for each VCC capacitor is from 2.2  $\mu$ F to 10  $\mu$ F.

An internal 5-V linear regulator generates the VDDA bias supply. Bypass VDDA with a 470-nF ceramic capacitor to achieve a low-noise internal bias rail. Normally, VDDA is 5 V, but there are two operating conditions where it regulates at 3.3 V. The first is in skip cycle mode when  $V_{OUT1}$  is set to 3.3 V and  $V_{OUT2}$  is disabled. The second is in a cold-crank start-up where  $V_{IN}$  is 3.8 V and  $V_{OUT1}$  is 3.3 V.

Internal power dissipation of the VCC regulator can be minimized by connecting VCCX to a 5-V output at VOUT1 or VOUT2 or to an external 5-V supply. If the VCCX voltage is above 4.3 V, VCCX is internally connected to VCC and the internal VCC regulator is disabled. Tie VCCX to AGND if it is unused. Never connect VCCX to a voltage greater than 6.5 V or less than -0.3 V. If an external supply is connected to VCCX to power the LM5143A-Q1,  $V_{IN}$  must be greater than the external bias voltage during all conditions to avoid damage to the controller.

### 9.3.3 Enable (EN1, EN2)

The LM5143A-Q1 contains two enable inputs. EN1 and EN2 facilitate independent start-up and shutdown control of  $V_{OUT1}$  and  $V_{OUT2}$ . The enable pins can be connected to a voltage as high as 70 V. If an enable input is greater than 2 V, its respective output is enabled. If an enable pin is pulled below 0.4 V, the output is shut down. If both outputs are disabled, the LM5143A-Q1 is in a low- $I_Q$  shutdown mode with a 3.3- $\mu$ A typical current drawn from  $V_{IN}$ . TI does not recommend leaving EN1 or EN2 floating.

### 9.3.4 Power-Good Monitor (PG1, PG2)

The LM5143A-Q1 includes output voltage monitoring signals for  $V_{OUT1}$  and  $V_{OUT2}$  to simplify sequencing and supervision. The power-good function can be used to enable circuits that are supplied by the corresponding voltage rail or to turn on sequenced supplies. Each power-good output (PG1 and PG2) switches to a high impedance open-drain state when the corresponding output voltage is in regulation. Each output switches low when the corresponding output voltage drops below the lower power-good threshold (92% typical) or rises above the upper power-good threshold (110% typical). A 25- $\mu$ s deglitch filter prevents false tripping of the power-good signals during transients. TI recommends 100-k $\Omega$  pullup resistors from PG1 and PG2 to the relevant logic rail. PG1 and PG2 are asserted low during soft start and when the corresponding buck regulator is disabled by EN1 or EN2.

If the LM5143A-Q1 is in diode emulation mode ( $V_{DEMB} = 0$  V) and enters sleep mode, the power-good comparators are turned off to reduce quiescent current consumption. When this occurs, PG1 and PG2 are open or pulled high (if a pullup resistor is connected) such that output undervoltage or overvoltage events are not detected.

### 9.3.5 Switching Frequency (RT)

The LM5143A-Q1 oscillator is programmed by a resistor between RT and AGND to set an oscillator frequency between 100 kHz to 2.2 MHz. CLK1 is the clock for channel 1 and CLK2 is for channel 2. CLK1 and CLK2 are 180° out of phase. Use [Equation 1](#) to calculate the RT resistance for a given switching frequency.

$$R_{RT} [\text{k}\Omega] = \frac{22}{F_{SW} [\text{MHz}]} \quad (1)$$

Under low  $V_{IN}$  conditions when either of the on times of the high-side MOSFETs exceeds the programmed oscillator period, the LM5143A-Q1 extends the switching period of that channel until the PWM latch is reset by the current sense ramp exceeding the controller compensation voltage. In such an event, the oscillators (CLK1 and CLK2) operate independently and asynchronously until both channels can maintain output regulation at the programmed frequency.

The approximate input voltage level where this occurs is given by [Equation 2](#).

$$V_{IN(min)} = V_{OUT} \cdot \frac{t_{SW}}{t_{SW} - t_{OFF(min)}} \quad (2)$$

where

- $t_{SW}$  is the switching period.
- $t_{OFF(min)}$  is the minimum 60-ns off time.

### 9.3.6 Clock Synchronization (DEMB)

To synchronize the LM5143A-Q1 to an external source, apply a logic-level clock signal (greater than 2 V) to DEMB. The LM5143A-Q1 can be synchronized to  $\pm 20\%$  of the programmed frequency up to a maximum of 2.5 MHz. If there is an RT resistor and a synchronization signal, the LM5143A-Q1 ignores the RT resistor and synchronizes to the external clock. Under low  $V_{IN}$  conditions when the minimum off time is reached, the synchronization signal is ignored, allowing the switching frequency to reduce to maintain output voltage regulation.


### 9.3.7 Synchronization Out (SYNCOUT)

The SYNCOUT voltage is a logic level signal with a rising edge approximately 90° lagging HO2 (or 90° leading HO1). When the SYNCOUT signal is used to synchronize a second LM5143A-Q1 controller, all four phases are 90° out of phase.

### 9.3.8 Spread Spectrum Frequency Modulation (DITH)

The LM5143A-Q1 provides a frequency dithering option that is enabled by connecting a capacitor from DITH to AGND, which generates a triangular voltage centered at 1.2 V at DITH. See [Figure 9-2](#). The triangular waveform modulates the oscillator frequency by  $\pm 5\%$  of the nominal frequency set by the RT resistance. Use [Equation 3](#) to calculate the required DITH capacitance to set the modulating frequency,  $f_{MOD}$ . For the dithering circuit to effectively attenuate the peak EMI, the modulation rate must be less than 20 kHz for proper operation of the clock circuit.

$$C_{DITH} = \frac{21 \mu A}{2 \cdot f_{MOD} \cdot 0.1 V} \quad (3)$$



**Figure 9-2. Switching Frequency Dithering**

If DITH is connected to VDDA during power up, the dither feature is disabled and cannot be enabled unless VCC is recycled below the VCC UVLO threshold. If DITH is connected to AGND on power up,  $C_{DITH}$  is prevented from charging, disabling dither. Also, dither is disabled when the LM5143A-Q1 is synchronized to an external clock.

### 9.3.9 Configurable Soft Start (SS1, SS2)

The soft-start feature allows the regulator to gradually reach the steady-state operating point, thus reducing start-up stresses and surges.

The LM5143A-Q1 features an adjustable soft start that determines the charging time of the output or outputs. Soft-start limits inrush current as a result of high output capacitance to avoid an overcurrent condition. Stress on the input supply rail is also reduced.

The LM5143A-Q1 regulates the FB voltage to the SS voltage or the internal 600-mV reference, whichever is lower. At the beginning of the soft-start sequence when the SS voltage is 0 V, the internal 21- $\mu$ A soft-start current source gradually increases the voltage on an external soft-start capacitor connected to the SS pin, resulting in a gradual rise of the relevant FB and output voltages. Use Equation 4 to calculate the soft-start capacitance.

$$C_{SS}(\text{nF}) = 35 \cdot t_{SS}(\text{ms}) \quad (4)$$

where

- $t_{SS}$  is the required soft-start time.

SS can be pulled low with an external circuit to stop switching, but is not recommended. When the controller is in FPWM mode (set by connecting DEMB to VDDA), pulling SS low results in COMP being pulled down internally as well. LO remains on and the low-side MOSFET discharges the output capacitor, resulting in large negative inductor current. In contrast, the LO gate driver is disabled when the LM5143A-Q1 internal logic pulls SS low due to a fault condition.

### 9.3.10 Output Voltage Setpoint (FB1, FB2)

The LM5143A-Q1 outputs can be independently configured for one of the two fixed output voltages with no external feedback resistors, or adjusted to the desired voltage using an external resistor divider.  $V_{OUT1}$  or  $V_{OUT2}$  can be configured as a 3.3-V output by connecting the corresponding FB pin to VDDA, or a 5-V output by connecting FB to AGND. The FB1 and FB2 connections (either VDDA or GND) are detected during power up. The configuration settings are latched and cannot be changed until the LM5143A-Q1 is powered down with the VCC voltage decreasing below its falling UVLO threshold, and then powered up again.

Alternatively, the output voltage can be set using external resistive dividers from the output to the relevant FB pin. The output voltage adjustment range is between 0.6 V and 55 V. The regulation threshold at FB is 0.6 V ( $V_{REF}$ ). Use Equation 5 to calculate the upper and lower feedback resistors, designated  $R_{FB1}$  and  $R_{FB2}$ , respectively. See Figure 9-3.

$$R_{FB1} = \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \cdot R_{FB2} \quad (5)$$

The recommended starting value for  $R_{FB2}$  is between 10 k $\Omega$  and 20 k $\Omega$ .




Figure 9-3. Control Loop Error Amplifier

The Thevenin equivalent impedance of the resistive divider connected to the FB pin must be greater than 5 k $\Omega$  for the LM5143A-Q1 to detect the divider and set the channel to the adjustable output mode.

$$R_{TH} = \frac{R_{FB1} \cdot R_{FB2}}{R_{FB1} + R_{FB2}} > 5k\Omega \quad (6)$$

If a low  $I_Q$  mode is required, take care when selecting the external resistors. The extra current drawn from the external divider is added to the LM5143A-Q1  $I_{STANDBY}$  current (15  $\mu$ A typical). The divider current reflected to  $V_{IN}$  is divided down by the ratio of  $V_{OUT}/V_{IN}$ . For example, if  $V_{OUT}$  is set to 5.55 V with  $R_{FB1}$  equal to 82.5 k $\Omega$  and  $R_{FB2}$  equal to 10 k $\Omega$ , use [Equation 7](#) to calculate the input current from a 12-V input required to supply the current in the feedback resistors.

$$I_{VIN(DIVIDER)} = \frac{V_{OUT}}{R_{FB1} + R_{FB2}} \cdot \frac{V_{OUT}}{\eta \cdot V_{IN}} = \frac{5.55 \text{ V}}{82.5k\Omega + 10k\Omega} \cdot \frac{5.55 \text{ V}}{80\% \cdot 12 \text{ V}} \approx 35\mu\text{A}$$

$$I_{VIN} = I_{STANDBY} + I_{VIN(DIVIDER)} = 15\mu\text{A} + 35\mu\text{A} = 50\mu\text{A} \quad (7)$$

If one output is enabled and the other disabled, the VCC output is in regulation. The HB voltage of the disabled channel charges to VCC through the bootstrap diode. As a result, the HO driver bias current (approximately 1.5  $\mu$ A) can increase the output voltage of the disabled channel to approximately 2.2 V. If this is not desired, add a load resistor (100 k $\Omega$ ) to the output that is disabled to maintain a low-voltage OFF state.

### 9.3.11 Minimum Controllable On Time

There are two limitations to the minimum output voltage adjustment range: the LM5143A-Q1 voltage reference of 0.6 V and the minimum controllable switch-node pulse width,  $t_{ON(min)}$ .

$t_{ON(min)}$  effectively limits the voltage step-down conversion ratio of  $V_{OUT}/V_{IN}$  at a given switching frequency. For fixed-frequency PWM operation, the voltage conversion ratio must satisfy [Equation 8](#).

$$\frac{V_{OUT}}{V_{IN}} > t_{ON(min)} \cdot F_{SW} \quad (8)$$

where

- $t_{ON(min)}$  is 65 ns (typical).
- $f_{SW}$  is the switching frequency.

If the desired voltage conversion ratio does not meet the above condition, the LM5143A-Q1 transitions from fixed switching frequency operation to a pulse-skipping mode to maintain output voltage regulation. For example, if the desired output voltage is 5 V with an input voltage is 24 V and switching frequency of 2.1 MHz, the voltage conversion ratio test in [Equation 9](#) is satisfied.

$$\frac{5 \text{ V}}{24 \text{ V}} > 65 \text{ ns} \cdot 2.1 \text{ MHz}$$

$$0.208 > 0.137 \quad (9)$$

For wide  $V_{IN}$  applications and low output voltages, an alternative is to reduce the LM5143A-Q1 switching frequency to meet the requirement of [Equation 8](#).

### 9.3.12 Error Amplifier and PWM Comparator (FB1, FB2, COMP1, COMP2)

Each channel of the LM5143A-Q1 has an independent high-gain transconductance amplifier that generates an error current proportional to the difference between the feedback voltage and an internal precision reference (0.6 V). The output of the transconductance amplifier is connected to the COMP pin, allowing the user to provide external control loop compensation. A type-II compensation network is generally recommended for peak current-mode control.



The amplifier has two gain settings, one is for normal operation with a  $g_m$  of 1200  $\mu\text{S}$  and the other is for ultra-low  $I_Q$  with a  $g_m$  of 60  $\mu\text{S}$ . For normal operation, connect MODE to AGND. For ultra-low operation  $I_Q$ , connect MODE to AGND through a 10-k $\Omega$  resistor.

### 9.3.13 Slope Compensation

The LM5143A-Q1 provides internal slope compensation for stable operation with peak current-mode control and a duty cycle greater than 50%. Use [Equation 10](#) to calculate the buck inductance to provide a slope compensation contribution equal to one times the inductor downslope.

$$L_{O\text{-IDEAL}} (\mu\text{H}) = \frac{V_{\text{OUT}} (\text{V}) \cdot R_S (\text{m}\Omega)}{24 \cdot F_{\text{SW}} (\text{MHz})} \quad (10)$$

- A lower inductance value generally increases the peak-to-peak inductor current, which minimizes size and cost, and improves transient response at the cost of reduced light-load efficiency due to higher cores losses and peak currents.
- A higher inductance value generally decreases the peak-to-peak inductor current, which increases the full-load efficiency by reducing switch peak and RMS currents at the cost of requiring larger output capacitors to meet load-transient specifications.

### 9.3.14 Inductor Current Sense (CS1, VOUT1, CS2, VOUT2)

There are two methods to sense the inductor current of the buck power stage. The first uses a current sense resistor (also known as a shunt) in series with the inductor, and the second avails of the DC resistance of the inductor (DCR current sensing).

#### 9.3.14.1 Shunt Current Sensing


[Figure 9-4](#) illustrates inductor current sensing using a shunt resistor. This configuration continuously monitors the inductor current to provide accurate overcurrent protection across the operating temperature range. For optimal current sense accuracy and overcurrent protection, use a low inductance  $\pm 1\%$  tolerance shunt resistor between the inductor and the output, with a Kelvin connection to the LM5143A-Q1 current sense amplifier.

If the peak differential current signal sensed from CS to VOUT exceeds the current limit threshold of 73 mV, the current limit comparator immediately terminates the applicable HO output for cycle-by-cycle current limiting. Use [Equation 11](#) to calculate the shunt resistance.

$$R_S = \frac{V_{\text{CS}}}{I_{\text{OUT(CL)}} + \frac{\Delta I_L}{2}} \quad (11)$$

where

- $V_{\text{CS}}$  is current sense threshold of 73 mV.
- $I_{\text{OUT(CL)}}$  is the overcurrent setpoint that is set higher than the maximum load current to avoid tripping the overcurrent comparator during load transients.
- $\Delta I_L$  is the peak-to-peak inductor ripple current.




**Figure 9-4. Shunt Current Sensing Implementation**

The respective SS voltage is clamped 150 mV above FB during an overcurrent condition for each channel. Sixteen overcurrent events must occur before the SS clamp is enabled. This action makes sure that SS can be pulled low during brief overcurrent events, preventing output voltage overshoot during recovery.

### 9.3.14.2 Inductor DCR Current Sensing

For high-power applications that do not require accurate current-limit protection, inductor DCR current sensing is preferable. This technique provides lossless and continuous monitoring of the inductor current using an RC sense network in parallel with the inductor. Select an inductor with a low DCR tolerance to achieve a typical current limit accuracy within the range of 10% to 15% at room temperature. Components  $R_{CS}$  and  $C_{CS}$  in [Figure 9-5](#) create a low-pass filter across the inductor to enable differential sensing of the voltage drop across the inductor DCR.



**Figure 9-5. Inductor DCR Current Sensing Implementation**

Use [Equation 12](#) to calculate the voltage drop across the sense capacitor in the s-domain. When the  $R_{CS}C_{CS}$  time constant is equal to  $L_O/R_{DCR}$ , the voltage developed across the sense capacitor,  $C_{CS}$ , is a replica of the inductor DCR voltage and accurate current sensing is achieved. If the  $R_{CS}C_{CS}$  time constant is not equal to the  $L_O/R_{DCR}$  time constant, there is a sensing error as follows:

- $R_{CS}C_{CS} > L_O/R_{DCR} \rightarrow$  the DC level is correct, but the AC amplitude is attenuated.
- $R_{CS}C_{CS} < L_O/R_{DCR} \rightarrow$  the DC level is correct, but the AC amplitude is amplified.

$$V_{CS}(s) = \frac{1 + s \cdot \frac{L_O}{R_{DCR}}}{1 + s \cdot R_{CS} \cdot C_{CS}} \cdot R_{DCR} \cdot \left( I_{OUT(CL)} + \frac{\Delta I_L}{2} \right) \quad (12)$$

Choose the  $C_{CS}$  capacitance greater than or equal to  $0.1 \mu\text{F}$  to maintain a low-impedance sensing network, thus reducing the susceptibility of noise pickup from the switch node. Carefully observe the guidelines found in [Section 12.1](#) to make sure that noise and DC errors do not corrupt the differential current sense signals applied between the CS and VOUT pins.

### 9.3.15 Hiccup Mode Current Limiting (RES)

The LM5143A-Q1 includes an optional hiccup mode protection function that is enabled when a capacitor is connected to the RES pin. In normal operation, the RES capacitor is discharged to ground. If 512 cycles of cycle-by-cycle current limiting occurs, SS is pulled low and the HO and LO outputs are disabled (see [Figure 9-6](#)). A  $20\text{-}\mu\text{A}$  current source begins to charge the RES capacitor. When the RES voltage increases to  $1.2 \text{ V}$ , RES is pulled low and the SS capacitor begins to charge. The 512-cycle hiccup counter is reset if four consecutive switching cycles occur without exceeding the current limit threshold. Separate hiccup counters are provided for each channel, but the RES pin is shared by both channels. One channel can be in hiccup protection while the other operates normally. In the event that both channels are in an overcurrent condition triggering hiccup protection, the last hiccup counter to expire pulls RES low and starts the RES capacitor charging cycle. Both channels then restart together when  $V_{RES} = 1.2 \text{ V}$ . If RES is connected to VDDA at power up, the hiccup function is disabled for both channels.




Figure 9-6. Hiccup Mode Timing Diagram

Use [Equation 13](#) to calculate the RES capacitance.

$$C_{RES}(\text{nF}) = 17 \cdot t_{RES}(\text{ms}) \quad (13)$$

where

- $t_{RES}$  is the specified hiccup delay as shown in [Figure 9-6](#).

### 9.3.16 High-Side and Low-Side Gate Drivers (HO1, HO2, LO1, LO2, HOL1, HOL2, LOL1, and LOL2)

The LM5143A-Q1 contains N-channel MOSFET gate drivers and an associated high-side level shifter to drive the external N-channel MOSFET. The high-side gate driver works in conjunction with an external bootstrap

diode,  $D_{BST}$ , and bootstrap capacitor,  $C_{BST}$ . See [Figure 9-7](#). During the conduction interval of the low-side MOSFET, the SW voltage is approximately 0 V and  $C_{BST}$  is charged from VCC through  $D_{BST}$ . TI recommends a 0.1- $\mu$ F ceramic capacitor connected with short traces between the applicable HB and SW pins.

The LO and HO outputs are controlled with an adaptive dead-time methodology so that both outputs (HO and LO) are never enabled at the same time, preventing cross conduction. When the controller commands LO to be enabled, the adaptive dead-time logic first disables HO and waits for the HO-SW voltage to drop below 2.5 V (typical). LO is then enabled after a small delay (HO fall to LO rising delay). Similarly, the HO turn-on is delayed until the LO voltage has dropped below 2.5 V. HO is then enabled after a small delay (LO falling to HO rising delay). This technique ensures adequate dead time for any size N-channel MOSFET component or parallel MOSFET configurations.


Caution is advised when adding series gate resistors, as this can decrease the effective dead-time. Each of the high-side and low-side drivers has an independent driver source and sink output pins, allowing the user to adjust drive strength to optimize the switching losses for maximum efficiency and control the slew rate for reduced EMI signature. The selected N-channel high-side MOSFET determines the appropriate bootstrap capacitance values,  $C_{BST}$ , in [Figure 9-7](#) according to [Equation 14](#).

$$C_{BST} = \frac{Q_G}{\Delta V_{BST}} \quad (14)$$

where

- $Q_G$  is the total gate charge of the high-side MOSFET at the applicable gate drive voltage.
- $\Delta V_{BST}$  is the voltage variation of the high-side MOSFET driver after turn-on.

To determine  $C_{BST}$ , choose  $\Delta V_{BST}$  so that the available gate drive voltage is not significantly impacted. An acceptable range of  $\Delta V_{BST}$  is 100 mV to 300 mV. The bootstrap capacitor must be a low-ESR ceramic capacitor, typically 0.1  $\mu$ F. Use high-side and low-side MOSFETs with logic level gate threshold voltages.



**Figure 9-7. Integrated MOSFET Gate Drivers**

### 9.3.17 Output Configurations (MODE, FB2)

#### 9.3.17.1 Independent Dual-Output Operation

The LM5143A-Q1 has two outputs that can operate independently. Both  $V_{OUT1}$  and  $V_{OUT2}$  can be set at 3.3 V or 5 V without installing external feedback resistors. Alternatively, set the output voltages between 0.6 V and 55 V using external feedback resistors based on Equation 5. See Table 9-1 and Figure 9-8. Connect MODE directly to AGND for independent outputs.

Table 9-1. Output Voltage Settings

Mode	FB1	FB2	VOUT1	VOUT2	Error Amplifier, $g_m$
AGND	AGND	AGND	5 V	5 V	1200 $\mu$ S
AGND	VDDA	VDDA	3.3 V	3.3 V	1200 $\mu$ S
AGND	VDDA	AGND	3.3 V	5 V	1200 $\mu$ S
AGND	AGND	VDDA	5 V	3.3 V	1200 $\mu$ S
AGND	$R_{divisor}$	$R_{divisor}$	0.6 V to 55 V	0.6 V to 55 V	1200 $\mu$ S
10 k $\Omega$ to AGND	AGND	AGND	5 V	5 V	60 $\mu$ S
10 k $\Omega$ to AGND	VDDA	VDDA	3.3 V	3.3 V	60 $\mu$ S
10 k $\Omega$ to AGND	VDDA	AGND	3.3 V	5 V	60 $\mu$ S
10 k $\Omega$ to AGND	AGND	VDDA	5 V	3.3 V	60 $\mu$ S
10 k $\Omega$ to AGND	$R_{divisor}$	$R_{divisor}$	0.6 V to 55 V	0.6 V to 55 V	60 $\mu$ S




Figure 9-8. Regulator Schematic Configured for Independent Dual Outputs

#### 9.3.17.2 Single-Output Interleaved Operation


Connect the MODE to VDDA and FB2 to AGND to configure the LM5143A-Q1 for interleaved operation. This disables the channel 2 error amplifier and places it in a high impedance state. The controller is then in a primary and secondary configuration. Connect COMP1 to COMP2 and SS1 to SS2. Connect FB1 to VDDA for a

3.3-V output and to AGND for a 5-V output. Connect FB1 to an external feedback divider for an output voltage between 0.6 V to 55 V. See [Table 9-2](#) and [Figure 9-9](#).

The LM5143A-Q1 in single-output interleaved operation does not support phase shedding when the output voltage is set between 0.6 V to 1.5 V.

**Table 9-2. Single-Output Interleaved Operation**

Mode	FB1	FB2	Output Setpoint
VDDA	AGND	AGND	5 V
VDDA	VDDA	AGND	3.3 V
VDDA	R <sub>divider</sub>	AGND	0.6 V to 55 V



**Figure 9-9. Two-Phase Regulator Schematic Configured for Single-Output Interleaved Operation**



## 9.4 Device Functional Modes

### 9.4.1 Standby Modes

The LM5143A-Q1 operates with peak current-mode control such that the compensation voltage is proportional to the peak inductor current. During no-load or light-load conditions, the output capacitor discharges very slowly. As a result, the compensation voltage does not demand driver output pulses on a cycle-by-cycle basis. When the LM5143A-Q1 controller detects 16 missed switching cycles, it enters standby mode and switches to a low  $I_Q$  state to reduce the current drawn from the input. For the LM5143A-Q1 to go into standby mode, the controller must be programmed for diode emulation ( $V_{DEMB} < 0.4$  V).

There are two standby modes: ultra-low  $I_Q$  and normal mode. To enter ultra-low  $I_Q$  mode, connect MODE to AGND through a 10-k $\Omega$  resistor. In ultra-low  $I_Q$  mode, the transconductance amplifier gain is reduced from 1200  $\mu$ S to 60  $\mu$ S. The typical ultra-low  $I_Q$  is 15  $\mu$ A with channel 1 set to 3.3 V and the channel 2 disabled. If ultra-low  $I_Q$  is not required, connect MODE to AGND. In normal mode, the  $I_Q$  is 25  $\mu$ A with channel 1 set to 3.3 V and the second channel disabled.

### 9.4.2 Diode Emulation Mode

A fully synchronous buck regulator implemented with a low-side synchronous MOSFET rather than a diode has the capability to sink negative current from the output during light-load, overvoltage, and prebias start-up conditions. The LM5143A-Q1 provides a diode emulation feature that can be enabled to prevent reverse (drain-to-source) current flow in the low-side MOSFET. When configured for diode emulation (DEM), the low-side MOSFET is switched off when reverse current flow is detected by sensing of the applicable SW voltage using a zero-cross comparator. The benefit of this configuration is lower power loss at light-load conditions; the disadvantage being slower light-load transient response.

The diode emulation feature is configured with the DEMB pin. To enable diode emulation and thus achieve discontinuous conduction mode (DCM) operation at light loads, connect DEMB to AGND. If FPWM or continuous conduction mode (CCM) operation is desired, tie DEMB to VDDA. See [Table 9-4](#). Note that diode emulation is automatically engaged to prevent reverse current flow during a prebias start-up in FPWM. A gradual change from DCM to CCM operation provides monotonic start-up performance.

**Table 9-4. DEMB Settings**

DEMB	FPWM/DEM
VDDA	FPWM
AGND	DEM
External clock	FPWM

### 9.4.3 Thermal Shutdown

The LM5143A-Q1 includes an internal junction temperature monitor. If the temperature exceeds 175°C (typical), thermal shutdown occurs. When entering thermal shutdown, the device:

1. Turns off the high-side and low-side MOSFETs
2. Pulls SS1, SS2, PG1, and PG12 low
3. Turns off the VCC regulator
4. Initiates a soft-start sequence when the die temperature decreases by the thermal shutdown hysteresis of 15°C (typical)

This is a non-latching protection, and as such, the device cycles into and out of thermal shutdown if the fault persists.



## 10 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

The LM5143A-Q1 is a synchronous buck controller used to convert a higher input voltage to two lower output voltages. The following sections discuss the design procedure for a dual-output implementation using a specific circuit design example. To expedite and streamline the process of designing of a LM5143A-Q1-based regulator, a comprehensive is available for download to assist the designer with component selection for a given application.

#### 10.1.1 Power Train Components

A comprehensive understanding of the buck regulator power train components is critical to successfully completing a synchronous buck regulator design. The subsequent subsections discuss the following:

- Output inductor
- Input and output capacitors
- Power MOSFETs
- EMI input filter

##### 10.1.1.1 Buck Inductor

For most applications, choose a buck inductance such that the inductor ripple current,  $\Delta I_L$ , is between 30% to 50% of the maximum DC output current at nominal input voltage. Choose the inductance using [Equation 15](#) based on a peak inductor current given by [Equation 16](#).

$$L_O = \frac{V_{OUT}}{\Delta I_L \cdot F_{SW}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (15)$$

$$I_{L(\text{peak})} = I_{OUT} + \frac{\Delta I_L}{2} \quad (16)$$

Check the inductor data sheet to make sure that the saturation current of the inductor is well above the peak inductor current of a particular design. Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can then concentrate on copper loss and preventing saturation. Low inductor core loss is evidenced by reduced no-load input current and higher light-load efficiency. However, ferrite core materials exhibit a hard saturation characteristic and the inductance collapses abruptly when the saturation current is exceeded, resulting in an abrupt increase in inductor ripple current and higher output voltage ripple, not to mention reduced efficiency and compromised reliability. Note that the saturation current of an inductor generally decreases as its core temperature increases. Of course, accurate overcurrent protection is key to avoiding inductor saturation.

##### 10.1.1.2 Output Capacitors


Ordinarily, the output capacitor energy store of the regulator combined with the control loop response are prescribed to maintain the integrity of the output voltage within the dynamic (transient) tolerance specifications. The usual boundaries restricting the output capacitor in power management applications are driven by finite available PCB area, component footprint and profile, and cost. The capacitor parasitics – equivalent series resistance (ESR) and equivalent series inductance (ESL) – take greater precedence in shaping the load transient response of the regulator as the load step amplitude and slew rate increase.

The output capacitor,  $C_{OUT}$ , filters the inductor ripple current and provides a reservoir of charge for step-load transient events. Typically, ceramic capacitors provide extremely low ESR to reduce the output voltage ripple and noise spikes, while tantalum and electrolytic capacitors provide a large bulk capacitance in a relatively compact footprint for transient loading events.

Based on the static specification of peak-to-peak output voltage ripple denoted by  $\Delta V_{OUT}$ , choose an output capacitance that is larger than that given by [Equation 17](#).

$$C_{OUT} \geq \frac{\Delta I_L}{8 \cdot F_{SW} \sqrt{\Delta V_{OUT}^2 - (R_{ESR} \cdot \Delta I_L)^2}} \quad (17)$$

[Figure 10-1](#) conceptually illustrates the relevant current waveforms during both load step-up and step-down transients. As shown, the large-signal slew rate of the inductor current is limited as the inductor current ramps to match the new load-current level following a load transient. This slew-rate limiting exacerbates the deficit of charge in the output capacitor, which must be replenished as quickly as possible during and after the load step-up transient. Similarly, during and after a load step-down transient, the slew rate limiting of the inductor current adds to the surplus of charge in the output capacitor that must be depleted as quickly as possible.



**Figure 10-1. Load Transient Response Representation Showing  $C_{OUT}$  Charge Surplus or Deficit**

In a typical regulator application of 12-V input to low output voltage (for example, 3.3 V), the load-off transient represents the worst case in terms of output voltage transient deviation. In that conversion ratio application, the steady-state duty cycle is approximately 28% and the large-signal inductor current slew rate when the duty cycle collapses to zero is approximately  $-V_{OUT}/L$ . Compared to a load-on transient, the inductor current takes much longer to transition to the required level. The surplus of charge in the output capacitor causes the output voltage to significantly overshoot. In fact, to deplete this excess charge from the output capacitor as quickly as possible, the inductor current must ramp below its nominal level following the load step. In this scenario, a large output capacitance can be advantageously employed to absorb the excess charge and minimize the voltage overshoot.

To meet the dynamic specification of output voltage overshoot during such a load-off transient (denoted as  $\Delta V_{OVERSHOOT}$  with step reduction in output current given by  $\Delta I_{OUT}$ ), the output capacitance must be larger than:

$$C_{OUT} \geq \frac{L_O \cdot \Delta I_{OUT}^2}{(V_{OUT} + \Delta V_{OVERSHOOT})^2 - V_{OUT}^2} \quad (18)$$

The ESR of a capacitor is provided in the manufacturer's data sheet either explicitly as a specification or implicitly in the impedance versus frequency curve. Depending on type, size, and construction, electrolytic capacitors have significant ESR, 5 mΩ and above, and relatively large ESL, 5 nH to 20 nH. PCB traces contribute some parasitic resistance and inductance as well. Ceramic output capacitors, on the other hand, have low ESR and ESL contributions at the switching frequency, and the capacitive impedance component dominates. However, depending on the package and voltage rating of the ceramic capacitor, the effective capacitance can drop quite significantly with applied DC voltage and operating temperature.

Ignoring the ESR term in Equation 17 gives a quick estimation of the minimum ceramic capacitance necessary to meet the output ripple specification. Two to four 47-μF, 10-V, X7R capacitors in 1206 or 1210 footprint is a common choice for a 5-V output. Use Equation 18 to determine if additional capacitance is necessary to meet the load-off transient overshoot specification.

A composite implementation of ceramic and electrolytic capacitors highlights the rationale for paralleling capacitors of dissimilar chemistries yet complementary performance. The frequency response of each capacitor is accretive in that each capacitor provides desirable performance over a certain portion of the frequency range. While the ceramic provides excellent mid-frequency and high-frequency decoupling characteristics with its low ESR and ESL to minimize the switching frequency output ripple, the electrolytic device with its large bulk capacitance provides low-frequency energy storage to cope with load transient demands.

### 10.1.1.3 Input Capacitors

Input capacitors are necessary to limit the input ripple voltage to the buck power stage due to switching-frequency AC currents. TI recommends using X7S or X7R dielectric ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the drain of the high-side MOSFET and the source of the low-side MOSFET. Use Equation 19 to calculate the input capacitor RMS current for a single-channel buck regulator.

$$I_{CIN,rms} = \sqrt{D \cdot \left( I_{OUT}^2 \cdot (1-D) + \frac{\Delta I_L^2}{12} \right)} \quad (19)$$

The highest input capacitor RMS current occurs at  $D = 0.5$ , at which point, the RMS current rating of the input capacitors is greater than half the output current.

Ideally, the DC component of input current is provided by the input voltage source and the AC component by the input filter capacitors. Neglecting inductor ripple current, the input capacitors source current of amplitude  $(I_{OUT} - I_{IN})$  during the  $D$  interval and sink  $I_{IN}$  during the  $1-D$  interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. The current follows that the resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, use Equation 20 to calculate the peak-to-peak ripple voltage amplitude.

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR} \quad (20)$$

Use Equation 21 to calculate the input capacitance required for a particular load current, based on an input voltage ripple specification of  $\Delta V_{IN}$ .

$$C_{IN} \geq \frac{D \cdot (1-D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})} \quad (21)$$

Low-ESR ceramic capacitors can be placed in parallel with higher valued bulk capacitance to provide optimized input filtering for the regulator and damping to mitigate the effects of input parasitic inductance resonating with high-Q ceramics. One bulk capacitor of sufficiently high current rating and four 10-μF 50-V X7R ceramic

decoupling capacitors are usually sufficient for 12-V battery automotive applications. Select the input bulk capacitor based on its ripple current rating and operating temperature range.

Of course, a two-channel buck regulator with 180° out-of-phase interleaved switching provides input ripple current cancellation and reduced input capacitor current stress. The previous equations represent valid calculations when one output is disabled and the other output is fully loaded.

#### 10.1.1.4 Power MOSFETs

The choice of power MOSFETs has significant impact on DC/DC regulator performance. A MOSFET with low on-state resistance,  $R_{DS(on)}$ , reduces conduction loss, whereas low parasitic capacitances enable faster transition times and reduced switching loss. Normally, the lower the  $R_{DS(on)}$  of a MOSFET, the higher the gate charge and output charge ( $Q_G$  and  $Q_{OSS}$ , respectively), and vice versa. As a result, the product of  $R_{DS(on)}$  and  $Q_G$  is commonly specified as a MOSFET figure-of-merit. Low thermal resistance of a given package ensures that the MOSFET power dissipation does not result in excessive MOSFET die temperature.

The main parameters affecting power MOSFET selection in a LM5143A-Q1 application are as follows:

- $R_{DS(on)}$  at  $V_{GS} = 5\text{ V}$
- Drain-source voltage rating,  $BV_{DSS}$ , is typically 40 V, 60 V, or 80 V, depending on the maximum input voltage.
- Gate charge parameters at  $V_{GS} = 5\text{ V}$
- Output charge,  $Q_{OSS}$ , at the relevant input voltage
- Body diode reverse recovery charge,  $Q_{RR}$
- Gate threshold voltage,  $V_{GS(th)}$ , derived from the Miller plateau evident in the  $Q_G$  versus  $V_{GS}$  plot in the MOSFET data sheet. With a Miller plateau voltage typically in the range of 2 V to 3 V, the 5-V gate drive amplitude of the LM5143A-Q1 provides an adequately enhanced MOSFET when on and a margin against  $Cdv/dt$  shootthrough when off.

The MOSFET-related power losses for one channel are summarized by the equations presented in [Table 10-1](#), where suffixes 1 and 2 represent high-side and low-side MOSFET parameters, respectively. While the influence of inductor ripple current is considered, second-order loss modes, such as those related to parasitic inductances and SW node ringing, are not included.

**Table 10-1. MOSFET Power Losses**

Power Loss Mode	High-Side MOSFET	Low-Side MOSFET
MOSFET conduction <sup>(2) (3)</sup>	$P_{cond1} = D \cdot \left( I_{OUT}^2 + \frac{\Delta I_L^2}{12} \right) \cdot R_{DS(on)1}$	$P_{cond2} = D' \cdot \left( I_{OUT}^2 + \frac{\Delta I_L^2}{12} \right) \cdot R_{DS(on)2}$
MOSFET switching	$P_{sw1} = \frac{V_{IN} \cdot F_{SW}}{2} \left[ \left( I_{OUT} - \frac{\Delta I_L}{2} \right) \cdot t_r + \left( I_{OUT} + \frac{\Delta I_L}{2} \right) \cdot t_f \right]$	Negligible
MOSFET gate drive <sup>(1)</sup>	$P_{Gate1} = V_{CC} \cdot F_{SW} \cdot Q_{G1}$	$P_{Gate2} = V_{CC} \cdot F_{SW} \cdot Q_{G2}$
MOSFET output charge <sup>(4)</sup>	$P_{Coss} = F_{SW} \cdot (V_{IN} \cdot Q_{oss2} + E_{oss1} - E_{oss2})$	Negligible
Body diode conduction	N/A	$P_{condio} = V_f \cdot F_{SW} \left[ \left( I_{OUT} + \frac{\Delta I_L}{2} \right) \cdot t_{dt1} + \left( I_{OUT} - \frac{\Delta I_L}{2} \right) \cdot t_{dt2} \right]$
Body diode reverse recovery <sup>(5)</sup>	$P_{RR} = V_{IN} \cdot F_{SW} \cdot Q_{RR2}$	

- (1) Gate drive loss is apportioned based on the internal gate resistance of the MOSFET, externally added series gate resistance, and the relevant driver resistance of the LM5143A-Q1.
- (2) MOSFET  $R_{DS(on)}$  has a positive temperature coefficient of approximately 4500 ppm/°C. The MOSFET junction temperature,  $T_J$ , and its rise over ambient temperature is dependent upon the device total power dissipation and its thermal impedance. When operating at or near minimum input voltage, make sure that the MOSFET  $R_{DS(on)}$  is rated for the available gate drive voltage.
- (3)  $D' = 1 - D$  is the duty cycle complement.
- (4) MOSFET output capacitances,  $C_{oss1}$  and  $C_{oss2}$ , are highly non-linear with voltage. These capacitances are charged losslessly by the inductor current at high-side MOSFET turn-off. During turn-on, however, a current flows from the input to charge the output capacitance of the low-side MOSFET.  $E_{oss1}$ , the energy of  $C_{oss1}$ , is dissipated at turn-on, but this is offset by the stored energy  $E_{oss2}$  on  $C_{oss2}$ . For more detail, refer to "[Comparison of deadtime effects on the performance of DC-DC converters with GaN FETs and silicon MOSFETs](#)," ECCE 2016.

- (5) MOSFET body diode reverse recovery charge,  $Q_{RR}$ , depends on many parameters, particularly forward current, current transition speed, and temperature.

The high-side (control) MOSFET carries the inductor current during the PWM on time (or D interval) and typically incurs most of the switching losses, so it is imperative to choose a high-side MOSFET that balances conduction and switching loss contributions. The total power dissipation in the high-side MOSFET is the sum of the following:

- Losses due to conduction
- Switching (voltage-current overlap)
- Output charge
- Typically two-thirds of the net loss attributed to body diode reverse recovery

The low-side (synchronous) MOSFET carries the inductor current when the high-side MOSFET is off (or 1–D interval). The low-side MOSFET switching loss is negligible as it is switched at zero voltage – current just commutates from the channel to the body diode or vice versa during the transition dead times. The LM5143A-Q1, with its adaptive gate drive timing, minimizes body diode conduction losses when both MOSFETs are off. Such losses scale directly with switching frequency.

In high step-down ratio applications, the low-side MOSFET carries the current for a large portion of the switching period. Therefore, to attain high efficiency, it is critical to optimize the low-side MOSFET for low  $R_{DS(on)}$ . In cases where the conduction loss is too high or the target  $R_{DS(on)}$  is lower than available in a single MOSFET, connect two low-side MOSFETs in parallel. The total power dissipation of the low-side MOSFET is the sum of the losses due to channel conduction, body diode conduction, and typically one-third of the net loss attributed to body diode reverse recovery. The LM5143A-Q1 is well suited to drive TI's portfolio of NexFET™ power MOSFETs.

#### 10.1.1.5 EMI Filter

As expressed by Equation 22, switching regulators exhibit negative input impedance, which is lowest at the minimum input voltage.

$$Z_{IN} = \left| -\frac{V_{IN(min)}^2}{P_{IN}} \right| \quad (22)$$

An underdamped LC filter exhibits a high output impedance at the resonant frequency of the filter. For stability, the filter output impedance must be less than the absolute value of the converter input impedance.




Figure 10-2. Buck Regulator With  $\pi$ -Stage EMI Filter

Referencing the filter schematic in Figure 10-2, the EMI filter design steps are as follows:

- Calculate the required attenuation of the EMI filter at the switching frequency, where  $C_{IN}$  represents the existing capacitance at the input of the switching converter.

- The input filter inductance,  $L_{IN}$ , is usually selected between 1  $\mu\text{H}$  and 10  $\mu\text{H}$ , but it can be lower to reduce losses in a high-current design.
- Calculate input filter capacitance,  $C_F$ .
- Calculate damping capacitance,  $C_D$ , and damping resistance,  $R_D$ .

By calculating the first harmonic current from the Fourier series of the input current waveform and multiplying it by the input impedance (the impedance is defined by the existing input capacitor  $C_{IN}$ ), a formula is derived to obtain the required attenuation as shown by [Equation 23](#).

$$\text{Attn} = 20 \log \left( \frac{I_{L(\text{PEAK})}}{\pi^2 \cdot F_{\text{SW}} \cdot C_{\text{IN}}} \cdot \sin(\pi \cdot D_{\text{MAX}}) \cdot \frac{1}{1 \mu\text{V}} \right) - V_{\text{MAX}} \quad (23)$$

where

- $V_{\text{MAX}}$  is the allowed dB $\mu\text{V}$  noise level for the applicable conducted EMI specification (for example, CISPR 25 Class 5).
- $C_{\text{IN}}$  is the existing input capacitance of the buck regulator.
- $D_{\text{MAX}}$  is the maximum duty cycle.
- $I_{\text{PEAK}}$  is the peak inductor current.

For filter design purposes, the current at the input can be modeled as a square-wave. Determine the EMI filter capacitance  $C_F$  from [Equation 24](#).

$$C_F = \frac{1}{L_{\text{IN}}} \left( \frac{10^{\frac{|\text{Attn}|}{40}}}{2\pi \cdot F_{\text{SW}}} \right)^2 \quad (24)$$

Adding an input filter to a switching regulator modifies the control-to-output transfer function. The output impedance of the filter must be sufficiently small such that the input filter does not significantly affect the loop gain of the buck converter. The impedance peaks at the filter resonant frequency. Use [Equation 25](#) to calculate the resonant frequency of the filter.

$$f_{\text{res}} = \frac{1}{2\pi \cdot \sqrt{L_{\text{IN}} \cdot C_F}} \quad (25)$$

The purpose of  $R_D$  is to reduce the peak output impedance of the filter at its resonant frequency. Capacitor  $C_D$  blocks the DC component of the input voltage to avoid excessive power dissipation in  $R_D$ . Capacitor  $C_D$  must have lower impedance than  $R_D$  at the resonant frequency with a capacitance value greater than that of the input capacitor  $C_{\text{IN}}$ . This action prevents  $C_{\text{IN}}$  from interfering with the cutoff frequency of the main filter. Added damping is needed when the output impedance of the filter is high at the resonant frequency ( $Q$  of the filter formed by  $L_{\text{IN}}$  and  $C_{\text{IN}}$  is too high). An electrolytic capacitor  $C_D$  can be used for damping with a value given by [Equation 26](#).

$$C_D \geq 4 \cdot C_{\text{IN}} \quad (26)$$

Use [Equation 27](#) to select the damping resistor  $R_D$ .

$$R_D = \sqrt{\frac{L_{\text{IN}}}{C_{\text{IN}}}} \quad (27)$$

### 10.1.2 Error Amplifier and Compensation

Figure 10-3 shows a Type-II compensator using a transconductance error amplifier (EA). The dominant pole of the EA open-loop gain is set by the EA output resistance,  $R_{O-EA}$ , and effective bandwidth-limiting capacitance,  $C_{BW}$ , as shown in Equation 28.

$$G_{EA(openloop)}(s) = -\frac{g_m \cdot R_{O-EA}}{1 + s \cdot R_{O-EA} \cdot C_{BW}} \quad (28)$$

The EA high-frequency pole is neglected in Equation 28. The compensator transfer function from output voltage to COMP node, including the gain contribution from the (internal or external) feedback resistor network, is calculated in Equation 29.

$$G_c(s) = \frac{\hat{v}_c(s)}{\hat{v}_{out}(s)} = -\frac{V_{REF}}{V_{OUT}} \cdot \frac{g_m \cdot R_{O-EA} \cdot \left(1 + \frac{s}{\omega_{z1}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \cdot \left(1 + \frac{s}{\omega_{p2}}\right)} \quad (29)$$

where


- $V_{REF}$  is the feedback voltage reference of 0.6 V.
- $g_m$  is the EA gain transconductance of 1200  $\mu$ S.
- $R_{O-EA}$  is the error amplifier output impedance of 64 M $\Omega$ .

$$\omega_{z1} = \frac{1}{R_{COMP} \cdot C_{COMP}} \quad (30)$$

$$\omega_{p1} = \frac{1}{R_{O-EA} \cdot (C_{COMP} + C_{HF} + C_{BW})} \cong \frac{1}{R_{O-EA} \cdot C_{COMP}} \quad (31)$$

$$\omega_{p2} = \frac{1}{R_{COMP} \cdot (C_{COMP} \parallel (C_{HF} + C_{BW}))} \cong \frac{1}{R_{COMP} \cdot C_{HF}} \quad (32)$$

The EA compensation components create a pole close to the origin, a zero, and a high-frequency pole. Typically,  $R_{COMP} \ll R_{O-EA}$  and  $C_{COMP} \gg C_{BW}$  and  $C_{HF}$ , so the approximations are valid.




**Figure 10-3. Error Amplifier and Compensation Network**

## 10.2 Typical Applications

### 10.2.1 Design 1 – 5-V and 3.3-V Dual-Output Buck Regulator for Automotive Applications

Figure 10-4 shows the schematic diagram of a dual-output synchronous buck regulator with output voltages setpoints of 3.3 V and 5 V and a rated load current of 7 A for each output. In this example, the target half-load and full-load efficiencies are 91% and 90%, respectively, based on a nominal input voltage of 12 V that ranges from 3.5 V to 36 V. The switching frequency is set at 2.1 MHz by resistor  $R_{RT}$ . The 5-V output is connected to VCCX to reduce IC bias power dissipation and improve efficiency.



**Figure 10-4. Application Circuit 1 With the LM5143A-Q1 Dual-Output Buck Regulator at 2.1 MHz**

#### Note

This design and subsequent design examples are provided herein to showcase the LM5143A-Q1 controller in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor can be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See Section 10 for more details.



### 10.2.1.1 Design Requirements

Table 10-2 shows the intended input, output, and performance parameters for this automotive design example.

**Table 10-2. Design Parameters**

Design Parameter	Value
Input voltage range (steady state)	8 V to 18 V
Min transient input voltage (cold crank)	3.5 V
Max transient input voltage (load dump)	36 V
Output voltages	3.3 V, 5 V
Output currents	7 A
Switching frequency	2.1 MHz
Output voltage regulation	±1%
Standby current, output 1 enabled, no load	< 50 µA
Shutdown current	4 µA

The switching frequency is set at 2.1 MHz by resistor  $R_{RT}$ . In terms of control loop performance, the target loop crossover frequency is 60 kHz with a phase margin greater than 50°. The output voltage soft-start times are set at 2 ms by 68-nF soft-start capacitors.

The selected buck regulator powertrain components are cited in Table 10-3, and many of the components are available from multiple vendors. The MOSFETs in particular are chosen for both lowest conduction and switching power loss, as discussed in detail in Section 10.1.1.4. This design uses a low-DCR, metal-powder composite inductor, and ceramic output capacitor implementation.

**Table 10-3. List of Materials for Application Circuit 1**

Ref Des	Qty	Specification	Manufacturer <sup>(1)</sup>	Part Number
C <sub>IN</sub>	4	10 µF, 50 V, X7R, 1210, ceramic, AEC-Q200	Taiyo Yuden	UMJ325KB7106KMHT
		10 µF, 50 V, X7S, 1210, ceramic, AEC-Q200	Murata	GCM32EC71H106KA03
C <sub>O</sub>	8	47 µF, 6.3 V, X7R, 1210, ceramic, AEC-Q200	TDK	CGA6P3X7S1H106M
		47 µF, 6.3 V, X7S, 1210, ceramic, AEC-Q200	Murata	GCM32ER70J476KE19L
L <sub>O1</sub> , L <sub>O2</sub>	2	0.68 µH, 4.8 mΩ, 25 A, 7.3 × 6.6 × 2.8 mm, AEC-Q200	Taiyo Yuden	JMK325B7476KMHTR
		0.68 µH, 4.5 mΩ, 22 A, 6.95 × 6.6 × 2.8 mm, AEC-Q200	TDK	CGA6P1X7S0J476M
		0.68 µH, 3.1 mΩ, 20 A, 7 × 6.9 × 3.8 mm, AEC-Q200	Würth Elektronik	744311068
		0.68 µH, 7.4 mΩ, 12.2 A, 5.4 × 5.0 × 3 mm, AEC-Q200	Würth Elektronik	744373460068
		0.68 µH, 2.9 mΩ, 15.3 A, 6.7 × 6.5 × 3.1 mm, AEC-Q200	TDK	SPM5030VT-R68-D
Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	4	40 V, 5.7 mΩ, 9 nC, SON 5 × 6, AEC-Q101	Coilcraft	XGL6030-681
R <sub>S1</sub> , R <sub>S2</sub>	2	Shunt, 7 mΩ, 0508, 1 W, AEC-Q200	Infineon	IPC50N04S5L-5R5
U <sub>1</sub>	1	LM5143A-Q1 65-V dual-channel, phase buck controller, AEC-Q100	Susumu	KRL2012E-M-R007
			Texas Instruments	LM5143QRHARQ1

(1) See the [Third Party Products Disclaimer](#).

### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Custom Design With WEBENCH® Tools

Create a custom design using the LM5143A-Q1 with [WEBENCH® Power Designer](#)

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 10.2.1.2.2 Custom Design With Excel Quickstart Tool

Select components based on the regulator specifications using the available for download from the LM5143A-Q1 product folder.

#### 10.2.1.2.3 Inductor Calculation

1. Use [Equation 33](#) to calculate the required buck inductance for each channel based on a 30% inductor ripple current at nominal input voltages.

$$L_{O1} = \frac{V_{OUT1}}{V_{IN(nom)}} \cdot \left( \frac{V_{IN(nom)} - V_{OUT1}}{\Delta I_L \cdot F_{SW}} \right) = \frac{3.3 \text{ V}}{12 \text{ V}} \cdot \left( \frac{12 \text{ V} - 3.3 \text{ V}}{2.1 \text{ A} \cdot 2.1 \text{ MHz}} \right) = 0.54 \mu\text{H}$$

$$L_{O2} = \frac{V_{OUT2}}{V_{IN(nom)}} \cdot \left( \frac{V_{IN(nom)} - V_{OUT2}}{\Delta I_L \cdot F_{SW}} \right) = \frac{5 \text{ V}}{12 \text{ V}} \cdot \left( \frac{12 \text{ V} - 5 \text{ V}}{2.1 \text{ A} \cdot 2.1 \text{ MHz}} \right) = 0.66 \mu\text{H} \quad (33)$$

2. Select a standard inductor value of 0.68  $\mu\text{H}$  for both channels. Use [Equation 34](#) to calculate the peak inductor currents at maximum steady-state input voltage. Subharmonic oscillation occurs with a duty cycle greater than 50% for peak current-mode control. For design simplification, the LM5143A-Q1 has an internal slope compensation ramp proportional to the switching frequency that is added to the current sense signal to damp any tendency toward subharmonic oscillation.

$$I_{LO1(PK)} = I_{OUT1} + \frac{\Delta I_{LO1}}{2} = I_{OUT1} + \frac{V_{OUT1}}{2 \cdot L_{O1} \cdot F_{SW}} \cdot \left( 1 - \frac{V_{OUT1}}{V_{IN(max)}} \right) = 7 \text{ A} + \frac{3.3 \text{ V}}{2 \cdot 0.68 \mu\text{H} \cdot 2.1 \text{ MHz}} \cdot \left( 1 - \frac{3.3 \text{ V}}{18 \text{ V}} \right) = 7.94 \text{ A}$$

$$I_{LO2(PK)} = I_{OUT2} + \frac{\Delta I_{LO2}}{2} = I_{OUT2} + \frac{V_{OUT2}}{2 \cdot L_{O2} \cdot F_{SW}} \cdot \left( 1 - \frac{V_{OUT2}}{V_{IN(max)}} \right) = 7 \text{ A} + \frac{5 \text{ V}}{2 \cdot 0.68 \mu\text{H} \cdot 2.1 \text{ MHz}} \cdot \left( 1 - \frac{5 \text{ V}}{18 \text{ V}} \right) = 8.27 \text{ A} \quad (34)$$

3. Based on [Equation 10](#), use [Equation 35](#) to cross-check the inductance to set a slope compensation equal to the ideal one times the inductor current downslope.

$$L_{O1(sc)} = \frac{V_{OUT} \text{ (V)} \cdot R_S \text{ (m}\Omega\text{)}}{24 \cdot F_{SW} \text{ (MHz)}} = \frac{3.3 \text{ V} \cdot 7 \text{ m}\Omega}{24 \cdot 2.1 \text{ MHz}} = 0.46 \mu\text{H}$$

$$L_{O2(sc)} = \frac{V_{OUT} \text{ (V)} \cdot R_S \text{ (m}\Omega\text{)}}{24 \cdot F_{SW} \text{ (MHz)}} = \frac{5 \text{ V} \cdot 7 \text{ m}\Omega}{24 \cdot 2.1 \text{ MHz}} = 0.69 \mu\text{H} \quad (35)$$

#### 10.2.1.2.4 Current-Sense Resistance

1. Calculate the current-sense resistance based on a maximum peak current capability of at least 20% higher than the peak inductor current at full load to provide sufficient margin during start-up and load-on transients. Calculate the current sense resistances using [Equation 36](#).

$$R_{S1} = \frac{V_{CS(th)}}{1.2 \cdot I_{LO1(PK)}} = \frac{73\text{mV}}{1.2 \cdot 7.94\text{A}} = 7.66\text{m}\Omega$$

$$R_{S2} = \frac{V_{CS(th)}}{1.2 \cdot I_{LO2(PK)}} = \frac{73\text{mV}}{1.2 \cdot 8.27\text{A}} = 7.36\text{m}\Omega$$

(36)

where

- $V_{CS(th)}$  is the 73-mV current limit threshold.
2. Select a standard resistance value of 7 mΩ for both shunts. A 0508 footprint component with wide aspect ratio termination design provides 1-W power rating, low parasitic series inductance, and compact PCB layout. Carefully observe the [layout guidelines](#) to make sure that noise and DC errors do not corrupt the differential current-sense voltages measured at [CS1, VOUT1] and [CS2, VOUT2].
  3. Place the shunt resistor close to the inductor.
  4. Use Kelvin-sense connections, and route the sense lines differentially from the shunt to the LM5143A-Q1.
  5. The CS-to-output propagation delay (related to the current limit comparator, internal logic and power MOSFET gate drivers) causes the peak current to increase above the calculated current limit threshold. For a total propagation delay of  $t_{CS-DELAY}$  of 40 ns, use [Equation 37](#) to calculate the worst-case peak inductor current with the output shorted.

$$I_{LO1(PK-SC)} = I_{LO2(PK-SC)} = \frac{V_{CS(th)}}{R_{S1}} + \frac{V_{IN(max)} \cdot t_{CS-DELAY}}{L_{O1}} = \frac{73\text{mV}}{7\text{m}\Omega} + \frac{18\text{V} \cdot 40\text{ns}}{0.68\mu\text{H}} = 11.49\text{A}$$

(37)

6. Based on this result, select an inductor for each channel with saturation current greater than 12 A across the full operating temperature range.

#### 10.2.1.2.5 Output Capacitors

1. Use [Equation 38](#) to estimate the output capacitance required to manage the output voltage overshoot during a load-off transient (from full load to no load) assuming a load transient deviation specification of 1.5% (50 mV for a 3.3-V output).

$$C_{OUT1} \geq \frac{L_{O1} \cdot \Delta I_{OUT1}^2}{(V_{OUT1} + \Delta V_{OVERSHOOT1})^2 - V_{OUT1}^2} = \frac{0.68\mu\text{H} \cdot (7\text{A})^2}{(3.3\text{V} + 50\text{mV})^2 - (3.3\text{V})^2} = 100.2\mu\text{F}$$

$$C_{OUT2} \geq \frac{L_{O2} \cdot \Delta I_{OUT2}^2}{(V_{OUT2} + \Delta V_{OVERSHOOT2})^2 - V_{OUT2}^2} = \frac{0.68\mu\text{H} \cdot (7\text{A})^2}{(5\text{V} + 75\text{mV})^2 - (5\text{V})^2} = 44.1\mu\text{F}$$

(38)

2. Noting the voltage coefficient of ceramic capacitors where the effective capacitance decreases significantly with applied voltage, select four 47-μF, 6.3-V, X7R, 1210 ceramic output capacitors for each channel. Generally, when sufficient capacitance is used to satisfy the load-off transient response requirement, the voltage undershoot during a no-load to full-load transient is also satisfactory.
3. Use [Equation 39](#) to estimate the peak-peak output voltage ripple of channel 1 at nominal input voltage.

$$\Delta V_{OUT1} = \sqrt{\left(\frac{\Delta I_{LO1}}{8 \cdot F_{SW} \cdot C_{OUT1}}\right)^2 + (R_{ESR} \cdot \Delta I_{LO1})^2} = \sqrt{\left(\frac{1.89\text{A}}{8 \cdot 2.1\text{MHz} \cdot 130\mu\text{F}}\right)^2 + (1\text{m}\Omega \cdot 1.89\text{A})^2} \approx 2\text{mV}$$

(39)

where

- $R_{ESR}$  is the effective equivalent series resistance (ESR) of the output capacitors.
- 130 μF is the total effective (derated) ceramic output capacitance at 3.3 V.

4. Use Equation 40 to calculate the output capacitor RMS ripple current using and verify that the ripple current is within the capacitor ripple current rating.

$$I_{CO1(RMS)} = \frac{\Delta I_{LO1}}{\sqrt{12}} = \frac{1.89 \text{ A}}{\sqrt{12}} = 0.55 \text{ A}$$

$$I_{CO2(RMS)} = \frac{\Delta I_{LO2}}{\sqrt{12}} = \frac{2.53 \text{ A}}{\sqrt{12}} = 0.73 \text{ A} \quad (40)$$

#### 10.2.1.2.6 Input Capacitors

A power supply input typically has a relatively high source impedance at the switching frequency. Good-quality input capacitors are necessary to limit the input ripple voltage. As mentioned earlier, dual-channel interleaved operation significantly reduces the input ripple amplitude. In general, the ripple current splits between the input capacitors based on the relative impedance of the capacitors at the switching frequency.

1. Select the input capacitors with sufficient voltage and RMS ripple current ratings.
2. Worst case input ripple for a two-channel buck regulator typically corresponds to when one channel operates at full load and the other channel is disabled or operates at no load. Use Equation 41 to calculate the input capacitor RMS ripple current assuming a worst-case duty-cycle operating point of 50%.

$$I_{CIN(RMS)} = I_{OUT1} \cdot \sqrt{D \cdot (1-D)} = 7 \text{ A} \cdot \sqrt{0.5 \cdot (1-0.5)} = 3.5 \text{ A} \quad (41)$$

3. Use Equation 42 to find the required input capacitance.

$$C_{IN} \geq \frac{D \cdot (1-D) \cdot I_{OUT1}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT1})} = \frac{0.5 \cdot (1-0.5) \cdot 7 \text{ A}}{2.1 \text{ MHz} \cdot (120 \text{ mV} - 2 \text{ m}\Omega \cdot 7 \text{ A})} = 7.8 \mu\text{F} \quad (42)$$

where

- $\Delta V_{IN}$  is the input peak-to-peak ripple voltage specification.
  - $R_{ESR}$  is the input capacitor ESR.
4. Recognizing the voltage coefficient of ceramic capacitors, select two 10- $\mu\text{F}$ , 50-V, X7R, 1210 ceramic input capacitors for each channel. Place these capacitors adjacent to the relevant power MOSFETs.
  5. Use four 10-nF, 50-V, X7R, 0603 ceramic capacitors near each high-side MOSFET to supply the high di/dt current during MOSFET switching transitions. Such capacitors offer high self-resonant frequency (SRF) and low effective impedance above 100 MHz. The result is lower power loop parasitic inductance, thus minimizing switch-node voltage overshoot and ringing for lower EMI signature. Refer to Figure 12-2 in Section 12.1 for more detail.

#### 10.2.1.2.7 Compensation Components

Choose compensation components for a stable control loop using the procedure outlined as follows.

1. Based on a specified open-loop gain crossover frequency,  $f_C$ , of 60 kHz, use Equation 43 to calculate  $R_{COMP1}$ , assuming an effective output capacitance of 130  $\mu\text{F}$ . Select  $R_{COMP1}$  of 20 k $\Omega$ .

$$R_{COMP1} = 2 \cdot \pi \cdot f_C \cdot \frac{V_{OUT}}{V_{REF}} \cdot \frac{R_S \cdot G_{CS}}{g_m} \cdot C_{OUT} = 2 \cdot \pi \cdot 60 \text{ kHz} \cdot \frac{3.3 \text{ V}}{0.6 \text{ V}} \cdot \frac{7 \text{ m}\Omega \cdot 12}{1200 \mu\text{S}} \cdot 130 \mu\text{F} = 18.9 \text{ k}\Omega \quad (43)$$

2. Calculate  $C_{COMP1}$  to create a zero at the higher of (1) one tenth of the crossover frequency, or (2) the load pole. Select a  $C_{COMP1}$  capacitor of 1 nF.

$$C_{COMP1} = \frac{10}{2 \cdot \pi \cdot f_C \cdot R_{COMP1}} = \frac{10}{2 \cdot \pi \cdot 60 \text{ kHz} \cdot 20 \text{ k}\Omega} = 1.3 \text{ nF} \quad (44)$$

3. Calculate  $C_{HF1}$  to create a pole at the ESR zero and to attenuate high-frequency noise at COMP. Select a  $C_{HF1}$  capacitor of 15 pF.

$$C_{HF1} = \frac{1}{2 \cdot \pi \cdot f_{ESR} \cdot R_{COMP1}} = \frac{1}{2 \cdot \pi \cdot 500\text{kHz} \cdot 20\text{ k}\Omega} = 15.9\text{pF} \quad (45)$$







---

**Note**


Set a fast loop with high  $R_{COMP}$  and low  $C_{COMP}$  values to improve the response when recovering from operation in dropout.

---

### 10.2.1.3 Application Curves




**10.2.1.3 Application Curves (continued)**




$V_{IN}$  step to 12 V      7-A resistive loads

**Figure 10-11. Start-Up Characteristic**




$V_{IN} = 12$  V      7-A resistive loads

**Figure 10-12. ENABLE ON and OFF Characteristic**




$V_{IN} = 12$  V      FPWM

**Figure 10-13. Load Transient, 3.3-V Output, 0 A to 7 A**




$V_{IN} = 12$  V      FPWM

**Figure 10-14. Load Transient, 3.3-V Output, 3.5 A to 7 A**



$V_{IN} = 12$  V      FPWM





**Figure 10-15. Load Transient, 5-V Output, 0 A to 7 A**



$V_{IN} = 12$  V      FPWM

**Figure 10-16. Load Transient, 5-V Output, 3.5 A to 7 A**

10.2.1.3 Application Curves (continued)





## 10.2.2 Design 2 – Two-Phase, 15-A, 2.1-MHz Single-Output Buck Regulator for Automotive ADAS Applications

Figure 10-21 shows the schematic diagram of a single-output, two-phase synchronous buck regulator with an output voltage of 5 V and rated load current of 15 A. In this example, the target half-load and full-load efficiencies are 93% and 91%, respectively, based on a nominal input voltage of 12 V that ranges from 5 V to 36 V. The switching frequency is set at 2.1 MHz by resistor  $R_{RT}$ . The 5-V output is connected to VCCX to reduce IC bias power dissipation and improve light-load efficiency. An output voltage of 3.3 V is also feasible simply by connecting FB1 to VDDA.

### Note

See the [LM5143-Q1 4-phase Buck Regulator Design for Automotive ADAS Applications](#) application report for a four-phase, 30-A version of this design.




Figure 10-21. Application Circuit 2 With the LM5143A-Q1 Two-Phase Buck Regulator at 2.1 MHz

### 10.2.2.1 Design Requirements

Table 10-4 shows the intended input, output, and performance parameters for this automotive application design example.

Table 10-4. Design Parameters

Design Parameter	Value
Input voltage range (steady state)	5 V to 18 V
Minimum transient input voltage (cold crank)	5 V
Maximum transient input voltage (load dump)	36 V
Output voltage	5 V
Output current	15 A
Switching frequency	2.1 MHz
Output voltage regulation	±1%
Shutdown current	4 $\mu$ A

The switching frequency is set at 2.1 MHz by resistor  $R_{RT}$ . In terms of control loop performance, the target loop crossover frequency is 60 kHz with a phase margin greater than 50°. The output voltage soft-start time is set at 2 ms by a 68-nF soft-start capacitor.

The selected buck regulator powertrain components are cited in [Table 10-5](#), and many of the components are available from multiple vendors. Similar to design 1, this design uses a low-DCR, composite inductor and ceramic output capacitor implementation.

**Table 10-5. List of Materials for Application Circuit 2**



Ref Des	Qty	Specification	Manufacturer <sup>(1)</sup>	Part Number
C <sub>IN</sub>	4	10 µF, 50 V, X7R, 1210, ceramic, AEC-Q200	Taiyo Yuden	UMJ325KB7106KMHT
		10 µF, 50 V, X7S, 1210, ceramic, AEC-Q200	Murata	GCM32EC71H106KA03
			TDK	CGA6P3X7S1H106M
C <sub>O</sub>	8	47 µF, 6.3 V, X7R, 1210, ceramic, AEC-Q200	Murata	GCM32ER70J476KE19L
			Taiyo Yuden	JMK325B7476KMHTR
		47 µF, 6.3 V, X7S, 1210, ceramic, AEC-Q200	TDK	CGA6P1X7S0J476M
L <sub>O1</sub> , L <sub>O2</sub>	2	0.68 µH, 4.8 mΩ, 25 A, 7.3 × 6.6 × 2.8 mm, AEC-Q200	Würth Elektronik	744373460068
		0.68 µH, 4.5 mΩ, 22 A, 6.95 × 6.6 × 2.8 mm, AEC-Q200	Cyntec	VCMV063T-R68MN2T
		0.68 µH, 3.1 mΩ, 20 A, 7 × 6.9 × 3.8 mm, AEC-Q200	Würth Elektronik	744311068
		0.68 µH, 7.4 mΩ, 12.2 A, 5.4 × 5.0 × 3 mm, AEC-Q200	TDK	SPM5030VT-R68-D
		0.68 µH, 2.9 mΩ, 15.3 A, 6.7 × 6.5 × 3.1 mm, AEC-Q200	Coilcraft	XGL6030-681
Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub>	4	40 V, 5.7 mΩ, 9 nC, SON 5 × 6, AEC-Q101	Infineon	IPC50N04S5L-5R5
R <sub>S1</sub> , R <sub>S2</sub>	2	Shunt, 7 mΩ, 0508, 1 W, AEC-Q200	Susumu	KRL2012E-M-R007
U <sub>1</sub>	1	LM5143A-Q1 65-V dual-channel, phase buck controller, AEC-Q100	Texas Instruments	LM5143QRHARQ1

(1) See the [Third Party Products Disclaimer](#).

### 10.2.2.2 Detailed Design Procedure

See [Section 10.2.1.2](#).

### 10.2.2.3 Application Curves



### 10.2.3 Design 3 – Two-Phase, 50-A, 300-kHz Single-Output Buck Regulator for High-Voltage Automotive Battery Applications

Figure 10-24 shows the schematic diagram of a single-output, two-phase synchronous buck regulator with an output voltage of 5 V. The expected DC load current is 35 A with transients up to 50 A. In this example, the target efficiency at 35 A is 94.5% using a power stage optimized for a nominal input voltage of 48 V. The switching frequency is set at 300 kHz by resistor  $R_{RT}$ , and inductor DCR current sensing is used to mitigate shunt-related losses at high current. The 5-V output is connected to VCCX to reduce IC bias power dissipation and improve light-load efficiency. An output voltage of 3.3 V is also feasible simply by connecting FB1 to VDDA.




Figure 10-24. Application Circuit 3 With the LM5143A-Q1 Two-Phase Buck Regulator at 300 kHz

#### 10.2.3.1 Design Requirements

Table 10-6 shows the intended input, output, and performance parameters for this automotive design example.

Table 10-6. Design Parameters

Design Parameter	Value
Nominal input voltage	48 V
Input voltage range (steady state)	24 V to 52 V
Output voltage	5 V
Thermal design current (TDC)	35 A
Electrical design current (EDC)	50 A
Switching frequency	300 kHz
Output voltage regulation	±1%
Shutdown current	4 μA

The switching frequency is set at 300 kHz by resistor  $R_{RT}$ . In terms of control loop performance, the target loop crossover frequency is 45 kHz with a phase margin greater than 50°. The output voltage soft-start time is set at 3 ms by a 100-nF soft-start capacitor. FPWM operation provides constant switching frequency over the full load current range for predictable EMI performance and optimal load transient response.

The selected buck regulator powertrain components are cited in [Table 10-7](#), and many of the components are available from multiple vendors. The MOSFETs in particular are chosen for both lowest conduction and switching power loss, as discussed in detail in [Section 10.1.1.4](#). This design uses a low-DCR composite inductor and ceramic output capacitor implementation.

**Table 10-7. List of Materials for Application Circuit 3**


Ref Des	Qty	Specification	Manufacturer <sup>(1)</sup>	Part Number
C <sub>O</sub>	8	47 μF, 6.3 V, X7R, 1210, ceramic, AEC-Q200	Murata	GCM32ER70J476KE19L
	6	100 μF, 6.3 V, X7S, 1210, ceramic, AEC-Q200	Murata	GRT32EC70J107ME13L
C <sub>O(BULK)</sub>	1	220 μF, 10 V, 25 mΩ, 7343, polymer tantalum, AEC-Q200	Kemet	T598D227M010ATE025
			AVX	TCQD227M010R0025E
L <sub>O1</sub> , L <sub>O2</sub>	2	1.5 μH, 1.28 mΩ, 46.7 A, 13.3 × 12.8 × 8 mm, AEC-Q200	Cyntec	VCUD128T-1R5MS8
		1.5 μH, 2.3 mΩ, 35 A, 13.5 × 12.6 × 6.5 mm, AEC-Q200	Cyntec	VCMV136E-1R5MN2
		1.5 μH, 2.8 mΩ, 32.8 A, 13 × 12.5 × 6.5 mm, AEC-Q200	TDK	SPM12565VT-1R5M-D
		1.5 μH, 2.3 mΩ, 55.3 A, 13.5 × 12.5 × 6.2 mm	Würth Elektronik	744373965015
Q <sub>1</sub> , Q <sub>3</sub>	2	60 V, 11 mΩ, 4.5 nC, DFN5	Onsemi	NVMFS5C673NL
Q <sub>2</sub> , Q <sub>4</sub>	2	60 V, 2.6 mΩ, 24 nC, DFN5, AEC-Q101	Onsemi	NVMFS5C628NL
U <sub>1</sub>	1	<a href="#">LM5143A-Q1</a> 65-V dual-channel, phase buck controller, AEC-Q100	Texas Instruments	LM5143QRHARQ1

(1) See the [Third Party Products Disclaimer](#).


### 10.2.3.2 Detailed Design Procedure

See [Section 10.2.1.2](#).

### 10.2.3.3 Application Curves



**Figure 10-25. Efficiency Versus I<sub>OUT</sub>**



**Figure 10-26. Load Transient, 0 A to 15 A**

## 11 Power Supply Recommendations

The LM5143A-Q1 buck controller is designed to operate over a wide input voltage range of 3.5 V to 65 V. The characteristics of the input supply must be compatible with the [Absolute Maximum Ratings](#) and [Recommended Operating Conditions](#). In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Use [Equation 46](#) to estimate the average input current.

$$I_{IN} = \frac{P_{OUT}}{V_{IN} \cdot \eta} \quad (46)$$

where

- $\eta$  is the efficiency.


If the regulator is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables may have an adverse effect on regulator operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at  $V_{IN}$  each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps to damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 10  $\mu$ F to 47  $\mu$ F is usually sufficient to provide parallel input damping and helps to hold the input voltage steady during large load transients.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the affects mentioned above. The [Simple Success with Conducted EMI for DC-DC Converters](#) application report provides helpful suggestions when designing an input filter for any switching regulator.

## 12 Layout

### 12.1 Layout Guidelines

Proper PCB design and layout is important in a high-current, fast-switching circuits (with high current and voltage slew rates) to achieve a robust and reliable design. As expected, certain issues must be considered before designing a PCB layout using the LM5143A-Q1. The high-frequency power loop of a buck regulator power stage is denoted by loop 1 in the shaded area of Figure 12-1. The topological architecture of a buck regulator means that particularly high di/dt current flows in the components of loop 1, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing its effective loop area. Also important are the gate drive loops of the low-side and high-side MOSFETs, denoted by 2 and 3, respectively, in Figure 12-1.



**Figure 12-1. DC/DC Regulator Ground System With Power Stage and Gate Drive Circuit Switching Loops**

#### 12.1.1 Power Stage Layout

- Input capacitors, output capacitors, and MOSFETs are the constituent components of the power stage of a buck regulator and are typically placed on the top side of the PCB (solder side). The benefits of convective heat transfer are maximized because of leveraging any system-level airflow. In a two-sided PCB layout, small-signal components are typically placed on the bottom side (component side). Insert at least one inner plane, connected to ground, to shield and isolate the small-signal traces from noisy power traces and lines.
- The DC/DC regulator has several high-current loops. Minimize the area of these loops in order to suppress generated switching noise and optimize switching performance.
  - Loop 1: The most important loop area to minimize is the path from the input capacitor or capacitors through the high-side and low-side MOSFETs, and back to the capacitor or capacitors through the ground connection. Connect the input capacitor or capacitors negative terminal close to the source of the low-side MOSFET (at ground). Similarly, connect the input capacitor or capacitors positive terminal close to the drain of the high-side MOSFET (at  $V_{IN}$ ). Refer to loop 1 in Figure 12-1.
  - Another loop, not as critical as loop 1, is the path from the low-side MOSFET through the inductor and output capacitor or capacitors, and back to source of the low-side MOSFET through ground. Connect the source of the low-side MOSFET and negative terminal of the output capacitor or capacitors at ground as close as possible.

- The PCB trace defined as SW node, which connects to the source of the high-side (control) MOSFET, the drain of the low-side (synchronous) MOSFET and the high-voltage side of the inductor, must be short and wide. However, the SW connection is a source of injected EMI and thus must not be too large.
- Follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.
- The SW pin connects to the switch node of the power conversion stage and acts as the return path for the high-side gate driver. The parasitic inductance inherent to loop 1 in [Figure 12-1](#) and the output capacitance ( $C_{OSS}$ ) of both power MOSFETs form a resonant circuit that induces high frequency (greater than 50 MHz) ringing at the SW node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input voltage. Make sure that the peak ringing amplitude does not exceed the absolute maximum rating limit for the SW pin. In many cases, a series resistor and capacitor snubber network connected from the SW node to GND damps the ringing and decreases the peak amplitude. Provide provisions for snubber network components in the PCB layout. If testing reveals that the ringing amplitude at the SW pin is excessive, then include snubber components as needed.

### 12.1.2 Gate-Drive Layout

The LM5143A-Q1 high-side and low-side gate drivers incorporate short propagation delays, adaptive dead-time control, and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turn-on and turn-off transitions of the power MOSFETs. Very high  $di/dt$  can cause unacceptable ringing if the trace lengths and impedances are not well controlled.

Minimization of stray or parasitic gate loop inductance is key to optimizing gate drive switching performance, whether it be series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, thereby increasing MOSFET switching times. The following loops are important:

- Loop 2: high-side MOSFET,  $Q_1$ . During the high-side MOSFET turn-on, high current flows from the bootstrap (boot) capacitor through the gate driver and high-side MOSFET, and back to the negative terminal of the boot capacitor through the SW connection. Conversely, to turn off the high-side MOSFET, high current flows from the gate of the high-side MOSFET through the gate driver and SW, and back to the source of the high-side MOSFET through the SW trace. Refer to loop 2 of [Figure 12-1](#).
- Loop 3: low-side MOSFET,  $Q_2$ . During the low-side MOSFET turn-on, high current flows from the VCC decoupling capacitor through the gate driver and low-side MOSFET, and back to the negative terminal of the capacitor through ground. Conversely, to turn off the low-side MOSFET, high current flows from the gate of the low-side MOSFET through the gate driver and GND, and back to the source of the low-side MOSFET through ground. Refer to loop 3 of [Figure 12-1](#).

TI strongly recommends following circuit layout guidelines when designing with high-speed MOSFET gate drive circuits.

- Connections from gate driver outputs, HO1, HO2, HOL1, HOL2, LO1, LO2, LOL1, and LOL2 to the respective gates of the high-side or low-side MOSFETs must be as short as possible to reduce series parasitic inductance. Be aware that peak gate drive currents can be as high as 4.25 A. Use 0.65-mm (25 mils) or wider traces. Use via or vias, if necessary, of at least 0.5-mm (20 mils) diameter along these traces. Route HO and SW gate traces as a differential pair from the LM5143A-Q1 to the high-side MOSFET, taking advantage of flux cancellation.
- Minimize the current loop path from the VCC and HB pins through their respective capacitors as these provide the high instantaneous current, up to 4.25 A, to charge the MOSFET gate capacitances. Specifically, locate the bootstrap capacitor,  $C_{BST}$ , close to the HB and SW pins of the LM5143A-Q1 to minimize the area of loop 2 associated with the high-side driver. Similarly, locate the VCC capacitor,  $C_{VCC}$ , close to the VCC and PGND pins of the LM5143A-Q1 to minimize the area of loop 3 associated with the low-side driver.

### 12.1.3 PWM Controller Layout

With the provision to locate the controller as close as possible to the power MOSFETs to minimize gate driver trace runs, the components related to the analog and feedback signals as well as current sensing are considered in the following:

- Separate power and signal traces, and use a ground plane to provide noise shielding.

- Place all sensitive analog traces and components related to COMP1, COMP2, FB1, FB2, CS1, CS2, SS1, SS2, RES, and RT away from high-voltage switching nodes such as SW1, SW2, HO1, HO2, LO1, LO2, HB1, or HB2 to avoid mutual coupling. Use internal layer or layers as ground plane or planes. Pay particular attention to shielding the feedback (FB) trace from power traces and components.
- Locate the upper and lower feedback resistors (if required) close to the respective FB pins, keeping the FB traces as short as possible. Route the trace from the upper feedback resistor or resistors to the required output voltage sense point or points at the load or loads.
- Route the CS1, CS2, VOUT1, and VOUT2 traces as differential pairs to minimize noise pickup and use Kelvin connections to the applicable shunt resistor (if shunt current sensing is used) or to the sense capacitor (if inductor DCR current sensing is used).
- Minimize the loop area from the VCC1, VCC2, and VIN pins through their respective decoupling capacitors to the relevant PGND pins. Locate these capacitors as close as possible to the LM5143A-Q1.

### 12.1.4 Thermal Design and Layout

The useful operating temperature range of a PWM controller with integrated gate drivers and bias supply LDO regulator is greatly affected by the following:

- Average gate drive current requirements of the power MOSFETs
- Switching frequency
- Operating input voltage (affecting bias regulator LDO voltage drop and hence its power dissipation)
- Thermal characteristics of the package and operating environment

For a PWM controller to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The LM5143A-Q1 controller is available in a small 6-mm × 6-mm 40-pin VQFN (RHA) PowerPAD package to cover a range of application requirements. The summarizes the thermal metrics of this package.

The 40-pin VQFNP package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the package is not directly connected to any leads of the package, it is thermally connected to the substrate of the LM5143A-Q1 device (ground). This allows a significant improvement in heat sinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and a ground plane to complete the heat removal subsystem. The exposed pad of the LM5143A-Q1 is soldered to the ground-connected copper land on the PCB directly underneath the device package, reducing the thermal resistance to a very low value.

Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal and solder-side ground plane or planes are vital to help dissipation. In a multilayer PCB design, a solid ground plane is typically placed on the PCB layer below the power components. Not only does this provide a plane for the power stage currents to flow but it also represents a thermally conductive path away from the heat generating devices.

The thermal characteristics of the MOSFETs also are significant. The drain pads of the high-side MOSFETs are normally connected to a VIN plane for heat sinking. The drain pads of the low-side MOSFETs are tied to the respective SW planes, but the SW plane area is purposely kept as small as possible to mitigate EMI concerns.


### 12.1.5 Ground Plane Design

As mentioned previously, using one or more of the inner PCB layers as a solid ground plane is recommended. A ground plane offers shielding for sensitive circuits and traces and also provides a quiet reference potential for the control circuitry. Connect the PGND1 and PGND2 pins to the system ground plane using an array of vias under the exposed pad. Also connect the PGND1 and PGND2 pins directly to the return terminals of the input and output capacitors. The PGND nets contain noise at the switching frequency and can bounce because of load current variations. The power traces for PGND1, PGND2, VIN, SW1, and SW2 can be restricted to one side of the ground plane. The other side of the ground plane contains much less noise and is ideal for sensitive analog trace routes.



## 12.2 Layout Example

Based on the [LM5143-Q1EVM-2100](#) design, [Figure 12-2](#) shows a single-sided layout of a dual-output synchronous buck regulator. Each power stage is surrounded by a GND pad geometry to connect an EMI shield if needed. The design uses layer 2 of the PCB as a power-loop return path directly underneath the top layer to create a low-area switching power loop of approximately 2 mm<sup>2</sup>. This loop area, and hence parasitic inductance, must be as small as possible to minimize EMI as well as switch-node voltage overshoot and ringing. Refer to the [LM5143-Q1EVM-2100 Evaluation Module](#) user's guide for more detail.



**Figure 12-2. PCB Top Layer**

As shown in [Figure 12-3](#), the high-frequency power loop current of one channel flows through MOSFETs Q2 and Q4, through the power ground plane on layer 2, and back to VIN through the 0603 ceramic capacitors C16 through C19. The currents flowing in opposing directions in the vertical loop configuration provide field self-cancellation, reducing parasitic inductance. [Figure 12-4](#) shows a side view to illustrate the concept of creating a low-profile, self-canceling loop in a multilayer PCB structure. The layer-2 GND plane layer, shown in [Figure 12-3](#), provides a tightly-coupled current return path directly under the MOSFETs to the source terminals of Q2.

Four 10-nF input capacitors with small 0402 or 0603 case size are placed in parallel very close to the drain of each high-side MOSFET. The low equivalent series inductance (ESL) and high self-resonant frequency (SRF) of the small footprint capacitors yield excellent high-frequency performance. The negative terminals of these capacitors are connected to the layer-2 GND plane with multiple 12-mil (0.3-mm) diameter vias, further minimizing parasitic loop inductance.

Additional steps used in this layout example include:

- Keep the SW connection from the power MOSFETs to the inductor (for each channel) at minimum copper area to reduce radiated EMI.
- Locate the controller close to the gate terminals of the MOSFETs such that the gate drive traces are routed short and direct.

- Create an analog ground plane near the controller for sensitive analog components. The analog ground plane for AGND and power ground planes for PGND1 and PGND2 must be connected at a single point directly under the IC – at the die attach pad (DAP).





Figure 12-3. Power Stage Component Layout



**Note**

See the [Improve High-current DC/DC Regulator Performance for Free with Optimized Power Stage Layout](#) application report for more detail.

Figure 12-4. PCB Stack-Up Diagram With Low L1-L2 Intra-Layer Spacing

## 13 Device and Documentation Support

### 13.1 Device Support

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 13.1.2 Development Support

With an input operating voltage as low as 3.5 V and up to 100 V as specified in [Table 13-1](#), the LM(2)514x-Q1 family of automotive synchronous buck controllers from TI provides scalability and optimized solution size for a range of applications. These controllers enable DC/DC solutions with high density, low EMI and increased flexibility. Available EMI mitigation features include dual-random spread spectrum (DRSS) or triangular spread spectrum (TRSS), split gate driver outputs for slew rate (SR) control, and integrated active EMI filtering (AEF). All controllers are rated for a maximum operating junction temperature of 150°C, have AEC-Q100 grade 1 qualification, and are [functional safety capable](#).

**Table 13-1. Automotive Synchronous Buck DC/DC Controller Family**

DC/DC Controller	Single or Dual	V <sub>IN</sub> Range	Control Method	Gate Drive Voltage	Sync Output	EMI Mitigation
<a href="#">LM25141-Q1</a>	Single	3.8 V to 42 V	Peak current mode	5 V	N/A	SR control, TRSS
<a href="#">LM25143-Q1</a>	Dual	3.5 V to 42 V	Peak current mode	5 V	90° phase shift	SR control, TRSS
<a href="#">LM25148-Q1</a>	Single	3.5 V to 42 V	Peak current mode	5 V	180° phase shift	DRSS
<a href="#">LM25149-Q1</a>	Single	3.5 V to 42 V	Peak current mode	5 V	180° phase shift	DRSS, AEF
<a href="#">LM5141-Q1</a>	Single	3.8 V to 65 V	Peak current mode	5 V	N/A	SR control, TRSS
<a href="#">LM5143A-Q1</a>	Dual	3.5 V to 65 V	Peak current mode	5 V	90° phase shift	SR control, TRSS
<a href="#">LM5145-Q1</a>	Single	5.5 V to 75 V	Voltage mode	7.5 V	180° phase shift	N/A
<a href="#">LM5146-Q1</a>	Single	5.5 V to 100 V	Voltage mode	7.5 V	180° phase shift	N/A
<a href="#">LM5148-Q1</a>	Single	3.5 V to 80 V	Peak current mode	5 V	180° phase shift	DRSS
<a href="#">LM5149-Q1</a>	Single	3.5 V to 80 V	Peak current mode	5 V	180° phase shift	DRSS, AEF

For development support, see the following:

- [LM5143-Q1 Quickstart Calculator](#)
- [LM5143A-Q1 Simulation Models](#)
- [TI Reference Design Library](#)
- [WEBENCH® Design Center](#)
- To design a low-EMI power supply, review TI's comprehensive [EMI Training Series](#)
- TI Designs:
  - [Automotive wide V<sub>IN</sub> front-end reference design for digital cockpit processing units](#)
- Technical Articles:
  - [High-density PCB layout of DC/DC converters](#)
  - [Synchronous buck controller solutions support wide V<sub>IN</sub> performance and flexibility](#)
  - [How to use slew rate for EMI control](#)
  - [How to reduce EMI and shrink power-supply size with an integrated active EMI filter](#)

#### 13.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5143A-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer gives a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

## 13.2 Documentation Support

### 13.2.1 Related Documentation

For related documentation see the following:

- User's Guides:
  - [LM5143-Q1 Synchronous Buck Controller EVM](#)
  - [LM5140-Q1 Synchronous Buck Controller High Density EVM](#)
  - [LM5141-Q1 Synchronous Buck Controller EVM](#)
  - [LM5146-Q1 EVM User's Guide](#)
  - [LM5145 EVM User's Guide](#)
- Application Reports:
  - [LM5143-Q1 Synchronous Buck Controller High-Density 4-Phase Design](#)
  - [AN-2162 Simple Success with Conducted EMI from DC-DC Converters](#)
  - [Maintaining Output Voltage Regulation During Automotive Cold-Crank with LM5140-Q1 Dual Synchronous Buck Controller](#)
- Technical Briefs:
  - [Reduce Buck Converter EMI and Voltage Stress by Minimizing Inductive Parasitics](#)
  - [EMI Filter Components And Their Nonidealities For Automotive DC/DC Regulators](#)
- White Papers:
  - [An Overview of Conducted EMI Specifications for Power Supplies](#)
  - [An Overview of Radiated EMI Specifications for Power Supplies](#)
  - [Valuing Wide  \$V\_{IN}\$ , Low EMI Synchronous Buck Circuits for Cost-driven, Demanding Applications](#)
  - [Time-Saving and Cost-Effective Innovations for EMI Reduction in Power Supplies](#)
- E-Book:
  - [An Engineer's Guide To EMI In DC/DC Regulators](#)

#### 13.2.1.1 PCB Layout Resources

- Application Reports:
  - [Improve High-current DC/DC Regulator Performance for Free with Optimized Power Stage Layout](#)
  - [AN-1149 Layout Guidelines for Switching Power Supplies](#)
  - [Low Radiated EMI Layout Made SIMPLE with LM4360x and LM4600x](#)
- Seminars:
  - [Constructing Your Power Supply – Layout Considerations](#)

#### 13.2.1.2 Thermal Design Resources

- Application Reports:
  - [AN-2020 Thermal Design by Insight, Not Hindsight](#)
  - [AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages](#)
  - [Semiconductor and IC Package Thermal Metrics](#)
  - [Thermal Design Made Simple with LM43603 and LM43602](#)
  - [PowerPAD™ Thermally Enhanced Package](#)
  - [PowerPAD Made Easy](#)
  - [Using New Thermal Metrics](#)

### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 13.5 Trademarks

NexFET™, PowerPAD™, and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages show mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5143QRHARQ1	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	LM5143QR HARQ1	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5143QRHARQ1	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5143QRHARQ1	VQFN	RHA	40	2500	367.0	367.0	35.0



## GENERIC PACKAGE VIEW

**RHA 40**

**VQFN - 1 mm max height**



6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225870/A



4226650/A 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RHA0040N

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4226650/A 03/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHA0040N

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 15X

EXPOSED PAD 41  
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4226650/A 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated