

Technical documentation

[LMX1860-SEP](https://www.ti.com/product/LMX1860-SEP) [SNAS883](https://www.ti.com/lit/pdf/SNAS883) – JUNE 2024

LMX1860-SEP Low-Noise, High-Frequency JESD204B/C Buffer, Multiplier and Divider

1 Features

TEXAS

INSTRUMENTS

- VID #V62/24630
	- Total ionizing dose 30krad (ELDRS-free)
	- Single event latch-up (SEL) immune up to 43 MeV - cm 2 /mg
	- Single event functional interrupt (SEFI) immune up to 43 MeV - cm² /mg
- Clock buffer for 300MHz to 15GHz frequency
- Ultra-Low Noise
	- Noise floor of –159dBc/Hz at 6GHz output
	- 36-fs additive jitter (100Hz to $f_{\text{Cl K}}$) at 6GHz output
	- 5fs additive jitter (100Hz 100MHz)
- 4 high-frequency clocks with corresponding SYSREF outputs
	- Shared divide by 1 (Buffer), 2, 3, 4, 5, 6, 7, and 8
	- Shared programmable multiplier x2, x3, and x4
- Support pin mode options to configure the device without SPI
- LOGICLK output with corresponding SYSREF output
	- On separate divide bank
	- 1, 2, 4 pre-divider
	- 1 (bypass), 2, …, 1023 post divider
- 8 programmable output power levels
- Synchronized SYSREF clock outputs
	- 508 delay step adjustments of less than 2.5ps each at 12.8GHz
	- Generator and repeater modes
	- Windowing feature for SYSREFREQ pins to optimize timing
- SYNC feature to all divides and multiple devices
- 2.5V operating voltage
- –55ºC to 125ºC operating temperature
- High Reliability
	- Controlled Baseline
	- One Assembly/Test Site
	- One Fabrication Site
	- Extended Product Life Cycle
	- Product Traceability

2 Applications

- [Radar imaging payload](https://www.ti.com/solution/radar-imaging-payload)
- [Communications payloads](https://www.ti.com/solution/communications-payload)
- [Command and data handling](https://www.ti.com/solution/command-data-handling-cdh)
- Data converter clocking
- Clock distribution/multiplication/division

3 Description

The LMX1860-SEP is an buffer, divider and multiplier that features high frequency, ultra-low jitter, and SYSREF outputs. This device combined with an ultralow noise reference clock source is an exemplary design for clocking data converters, especially when sampling above 3GHz. Each of the 4 high frequency clock outputs and additional LOGICLK output is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. This device can distribute the multichannel, low skew, ultra-low noise local oscillator signals to multiple mixers by disabling the SYSREF outputs.

Package Information

- (1) For all available packages, see [Section 10](#page-57-0).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

Block Diagram

Table of Contents

4 Pin Configuration and Functions

Figure 4-1. PAP0064E Package 64-Pin HTQFP Top View

Table 4-1. Pin Functions (continued)

(1) I = Input, O = Output, GND = Ground, PWR = Power, BYP = Bypass

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

5.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application note.

5.5 Electrical Characteristics

 $2.4V \leq V_{DD} \leq 2.6V$, -55°C ≤ T_C ≤ +125°C. Typical values are at V_{DD} = 2.5V, 25°C (unless otherwise noted)

2.4V ≤ V_{DD} ≤ 2.6V, –55°C ≤ T_C ≤ +125°C. Typical values are at V_{DD} = 2.5V, 25°C (unless otherwise noted)

(1) Unless Otherwise Stated, f_{CLKIN}=6GHz, CLK_MUX=Buffer, All clocks on with OUTx_PWR=7, SYSREFREQ_MODE=1.

(2) For powered down mode.

(3) SYNC, divider, SYSREF and SYSREF windowing supported up to 12.8GHz frequency.

5.6 Timing Requirements

5.7 Timing Diagram

Figure 5-1. Serial Data Input Timing Diagram

There are several other considerations for writing on the SPI:

- The R/W bit must be set to 0.
- The data on SDI pin is clocked into a shift register on each rising edge on the SCK pin.
- The CS# must be held low for data to be clocked. The device ignores clock pulses if CS# is held high.
- Recommended SPI settings for this device are CPOL=0 and CPHA=0.
- When SCK and SDI lines are shared between devices, TI recommends to hold the CS# line high on the device that is not to be clocked.

There are several other considerations for SPI readback:

- The R/W bit must be set to 1.
- The MUXOUT pin is always be low for the address portion of the transaction.
- The data on MUXOUT is clocked out at the falling edge of SCK. In other words, the readback data is available at the MUXOUT pin t_{CD} after the clock falling edge.
- The data portion of the transition on the SDI line is always ignored.
- The MUXOUT pin does not automatically tri-state after a readback transaction completes. When sharing the SPI bus readback pin with other devices, set MUXOUT_EN=0 after all readback transactions from device are complete to manually tri-state the MUXOUT pin, permitting other devices to control the readback line.
- The values read back, even for R/W bits are not always the value written but rather an internal device state that takes into account the programmed value as well as other factors, such as pin states.

5.8 Typical Characteristics

If not otherwise, the following conditions can be assumed: Temperature = 25° C, V_{DD} = 2.5V, OUTx_PWR = 5, CLKIN driven differentially with 8dBm at each pin. Signal source used is Rohde & Schwarz® SMA100B with ultra-low noise option B711.

5.8 Typical Characteristics (continued)

5.8 Typical Characteristics (continued)

5.8 Typical Characteristics (continued)

6 Detailed Description

6.1 Overview

This device has four main clock outputs and another LOGICLK output. The main clock outputs are all the same frequency. This frequency can be the same, divided, or multiplied relative to the input clock. Each of these clock outputs has programmable power level. The LOGICLK output frequency is independent and typically lower frequency than the other four main clocks and has programmable output format (CML and LVDS) and power level.

The SYSREF can be generated by either repeating the input from the SYSREFREQ pins, or internally generated. There is an internal SYSREF windowing feature that allows the internal timing of the device to be adjusted to optimize setup and hold times of the SYSREFREQ input with respect to the CLKIN input. This feature assumes that the delay between the SYSREF edge and the next rising clock edge is consistent. Each of the five outputs has a corresponding SYSREF output that has individual delays and programmable common mode. For the LOGISYSREF output, the output format is programmable as CML or LVDS.

6.1.1 Range of Dividers and Multiplier

There are dividers that allow the main and LOGICLK outputs to be a divided value of the input clock. The main clock outputs also have a multiplier. In addition to this, dividers are used for SYSREF generation in generator mode as well as generation of the delay block.

(1) Divide /6 and /8 does not support SEFI compliant

6.2 Functional Block Diagram

Figure 6-1. Functional Block Diagram

6.3 Feature Description

6.3.1 Power On Reset

When the device is powered up, the power-on reset (POR) resets all registers to a default state as well as resets all state machines and dividers. For the power on reset state, all SYSREF outputs are disabled and all the dividers are bypassed and the device performs as a 4-output buffer. Wait approximately 100µs after the power supply rails before programming other registers to verify that this reset is finished. The device functions properly if the power-on reset happens when no device clock is present, but the current changes after an input clock is inserted.

Performing a software power on reset by writing RESET = 1 in the SPI bus is possible and generally good practice. The RESET bit self-clears when the user writes to any other register. The SPI bus can be used to override these states to the desired settings.

Although the device does have an automatic power on reset, the can be impacted by different ramp rates on the different supply pins, especially in the presence of a strong input clock signal. TI therefore recommends to do a software reset after POR. This can be done by programming RESET = 1. The reset bit can be cleared by programming any other register or setting RESET back to 0. Even at the maximum allowed SPI bus speed, the software reset event always completes before the subsequent SPI write.

6.3.2 Temperature Sensor

The junction temperature can be read back for purposes such as characterization or to make adjustments based on temperature. Such adjustments can include adjusting CLKOUTx_PWR to make the output power more stable or using external or digital delays to compensate for changes in propagation delay over temperature.

The junction temperature is typically higher than the ambient temperature due to power dissipation from the outputs and other functions on the device. Equation 1 shows the relationship between the code read back and the junction temperature.

 $Temperature = 0.65 \times Code - 351$ (1)

Equation 1 is based on a best-fit line created from three devices from slow, nominal, and fast corner lots (nine parts total). The worst-case variation of the actual temperature from the temperature predicted by the best-fit line is 13°C, which works out to 20 codes.

6.3.3 Clock Outputs

This device has four main output clocks which share a common frequency. This does not include the additional lower frequency LOGICLK output.

6.3.3.1 Clock Output Buffers

The output buffers have a format that is open collector with an integrated pullup resistor, similar to CML.

16 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* Copyright © 2024 Texas Instruments Incorporated

Figure 6-2. CLKOUT Output Buffer

The CLKOUTx_EN bits can enable the output buffers. The output power of the buffers can be individually set with CLKOUTx_PWR field. However, these fields only control the output buffer, not the internal channel path that drives this buffer. To power down the entire path, disable the CHx_EN bit.

CH _{x_} EN	INTERNAL CHANNEL PATH	CLKOUTX_EN	CLKOUTX PWR	OUTPUT BUFFER		
	Powered Down	Don't Care	Don't Care	Powered Down		
	Powered Up		Don't Care	Powered Down		
				Minimum		
			\cdots			
				Maximum		

Table 6-2. Clock Output Power

6.3.3.2 Clock MUX

The four main clocks must be the same frequency, but this frequency can be bypassed, multiplied, or divided. This is determined by the CLK_MUX word.

6.3.3.3 Clock Divider

Set the CLK MUX to Divided to a divide value by 2, 3, 4, 5, 6, 7, or 8. This is set by the CLK DIV word. When using the clock divider, any change to the input frequency requires the CLK_DIV_RST bit to be toggled from 1 to 0_l

Table 6-4. Clock Divider

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 17

Table 6-4. Clock Divider (continued)

6.3.3.4 Clock Multiplier

6.3.3.4.1 General Information about the Clock Multiplier

Use the clock multiplier to multiply up the input clock frequency by a factor of x2, x3, or x4. The multiply value is set by the CLK_MULT field. As the multiplier is PLL-based and includes an integrated VCO, the multiplier has a state machine clock, requires calibration, has a lock detect feature.

6.3.3.4.2 State Machine Clock for the Clock Multiplier

The state machine clock frequency $(f_{SMC, K})$ is derived by dividing down the input clock frequency by a programmed divider value. The state machine clock is also necessary for the multiplier calibration and lock detect. If there are concerns about the state machine clock creating spurs, then the state machine clock can be shut off, provided that the multiplier calibration is not running and the lock detect feature is not in use.

6.3.3.4.2.1 State Machine Clock

A valid state machine clock is required (SMCLK_EN=1 and signal present at CLKIN pins) in below circumstances:

- 1. Multiplier is being calibrated.
- 2. Lock Detect from the multiplier is being monitored.
- 3. Clock divide value is being changed to 6 or 8.
- 4. For the device to perform a proper power on reset.
	- a. Note that SMCLK EN=1 is enabled by the power on reset, but an input clock is also required to allow the power on reset before SMCLK_EN can be set to 0.

When the state machine clock is enabled, the clock needs to be less than 30MHz and the frequency is as follows:

$f_{SMCLK} = f_{CLKIN} / (SMCLK_DIV_PRE * SMCLK_DIV)$

When the state machine clock is not required, the clock can be disabled by setting SMCLK_EN=0 to minimize crosstalk and spurs.

6.3.3.4.3 Calibration for the Clock Multiplier

For optimal phase noise, the VCO in the multiplier divides up the frequency range into many different bands and cores and has optimized amplitude settings for each band and core. For this reason, upon initial use or whenever the frequency is changed, the user must run a calibration routine to determine the correct core, frequency band, and amplitude setting. Program the R0 register with a valid input signal to perform a calibration. To provide reliable multiplier calibration, the state machine clock frequency must be at least twice the SPI write speed, but no more than 30MHz. Whenever the CLK_MUX mode is changed or the multiplier is calibrated for the first time, the calibration time is substantially longer, on the order of 5ms.

6.3.3.4.4 Lock Detect for the Clock Multiplier

The lock detect status of the multiplier can be read back through the rb_LD field or from the MUXOUT pin. The state machine clock must be running for the lock detect to work properly.

6.3.3.4.5 Watchdog Timer

The watchdog feature is used when radiation during VCO calibration causes the VCO calibration to fail in multiplier mode. The watchdog timer run during VCO calibration. If this timer runs out before the VCO calibration

is finished, then the VCO calibration is restarted. During the watchdog timer operation, state machine clock must be enabled.

6.3.4 Device Functional Modes Configurations

The device can configure in high frequency clock buffer mode, divider mode or multiplier mode. Each mode requires the below register configurations to function.

6.3.5 LOGICLK Output

The LOGICLK output can be used to drive devices using lower frequency clocks, such as FPGAs. The LOGICLK output has a programmable output format and a corresponding SYSREF output.

6.3.5.1 LOGICLK Output Format

The LOGICLK output format can be programmed to LVDS and CML modes. Depending on the format, the common mode can be programmable or external components can be required (see [Table 6-6\)](#page-19-0).

Table 6-6. LOGICLK Formats and Properties

6.3.5.2 LOGICLK_DIV_PRE and LOGICLK_DIV Dividers

The LOGICLK_DIV_PRE divider and LOGICLK_DIV dividers are used for the LOGICLK output. The LOGICLK_DIV_PRE divider is necessary to divide the frequency down to verify that the input to the LOGICLK DIV divider is 3.2GHz or less. When LOGICLK DIV is not even and not bypassed, the duty cycle is not 50%. Both the LOGICLK dividers are synchronized by the SYNC feature, which allows synchronization across multiple devices. The dividers LOGICLK_DIV_PRE and LOGICLK_DIV has the default divide value of 4 and 32 respectively.

Table 6-7. Minimum N-Divider Restrictions

6.3.6 SYSREF

SYSREF allows a low frequency JESD204B/C compliant signal to be produced that is reclocked to a main or LOGICLK output. The delays between the CLKOUT and SYSREF outputs are adjustable with software. The SYSREF output can be configured as a generator using the internal SYSREF divider, or as a repeater duplicating the signal on the SYSREFREQ pins. The SYSREF generator for both the main clocks and the LOGICLK output are the same.

Table 6-8. SYSREF Modes

Figure 6-4. Functional Block Diagram of SYSREF Circuitry in Pulser Mode

To operate the SYSREFREQ_FORCE bit controlled SYSREF output (Pulser) and SYNC, set the SYSREFREQ pins to low logic state externally. For example, make sure the SYSREFREQ_N pin is at a higher level (400mV) than the SYSREFREQ_P pin and maintain the input common-mode voltage requirement.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 21

As an example, to maintain the minimum 400mV voltage difference for a VCC of 2.5V, the current draw through 100Ω is 4mA. In this example, keep the SYSREFREQ_P pin at 1.4V DC, set the R2 to 350Ω and the R1 to 175Ω with 1.8V at SYSREFREQ N pin.

6.3.6.1 SYSREF Output Buffers

6.3.6.1.1 SYSREF Output Buffers for Main Clocks (SYSREFOUT)

The SYSREF outputs within the clock output channels have the same output buffer structure as the clock output buffer, with the addition of circuitry to adjust the common-mode voltage. The SYSREF outputs are CML outputs with a common-mode voltage that can be adjusted with the SYSREFOUTx_VCM field, and the output level that can be programmed with the SYSREFOUTx_PWR field. This design allows DC coupling. Note that the CLKOUT outputs do not have adjustable common-mode voltage and must be AC coupled for optimal noise performance.

Figure 6-7. SYSREF Output Buffer

The common-mode voltage and output power are interrelated and can be simulated assuming a 100 Ω differential load and no DC path to ground. The common mode voltage and output are interrelated as shown in [Table 6-9.](#page-22-0) Note that for long-term reliability, $V_{CM} - V_{OD}/2 \ge 0.5V$ is required.

Table 6-9. Single-Ended Voltage (V_{OD}) and Common-Mode Voltage (V_{CM})

$\text{Table 6-9. Sinale-Ended Voltzen (V₁), and Common Mode Voltzen (V₂), (continued)}$

6.3.6.1.2 SYSREF Output Buffer for LOGICLK

The LOGISYSREFOUT output supports the two formats of LVDS and CML. The LOGISYSREFOUT_EN enables the output buffer and LOGISYSREF_FMT sets the format. LVDS mode allows programmable common mode, CML require external components, and CML allows programmable output power (see Table 6-10).

Table 6-10. LOGISYSREFOUT Output Buffer Configuration

6.3.6.2 SYSREF Frequency and Delay Generation

For the frequency of the SYSREF output in generator mode, the SYSREF_DIV_PRE divider is necessary to verify that the input of the SYSREF_DIV divider is not more than 3.2GHz.

For the delay, the input clock frequency is divided by SYSREF_DLY_DIV to generate f_{INTERPOLATOR}. This has a restricted range as shown in Table 6-12. Note also that when SYSREF_DLY_BYP = 0 or 2 (delaygen engaged for generator mode), and SYSREF_MODE = 0 or 1 (a generator mode) the SYSREF output frequency must be a multiple of the phase interpolator frequency.

 $f_{\text{INTERPOLATOR}}$ % $f_{\text{SYSREF}} = 0$.

The maximum delay is equal to the phase interpolator period and there are $4 \times 127 = 508$ different delay steps. Use Equation 2 to calculate the size of each step.

DelayStepSize = 1 / ($f_{\text{INTERPOLATOR}} \times 508$) = SYSREF_DLY_DIV / ($f_{\text{CLKIN}} \times 508$) (2)

Use Equation 3 to calculate the total delay.

TotalDelay = DelayStepSize × StepNumber (3)

Table 6-13 shows the number of steps for each delay.

Table 6-13. Calculation of StepNumber

The SYSREF DLY BYP field selects the delay path in SYSREF generation output and or the repeater mode bypass signal. When SYSREF MODE is set to continuous or pulser mode, TI recommends to set SYSREF_DLY_BYP to generator mode. If SYSREF_MODE is set to repeater mode, TI recommends to set SYSREF_DLY_BYP to bypass mode.

6.3.6.3 SYSREFREQ Pins and SYSREFREQ_FORCE Field

The SYSREFREQ pins are multipurpose and can be used for SYNC, SYSREF requests, and SYSREF windowing. These pins can be DC or AC coupled and have individual 50Ω, single-ended termination with programmable common-mode support.

In addition to these pins, the SYSREFREQ FORCE field can be set to 1 to emulate the same effect as forcing these pins high, simplifying hardware in some cases.

6.3.6.3.1 SYSREFREQ Pins Common-Mode Voltage

The SYSREFREQ_P and SYSREFREQ_N pins can be driven either AC or DC coupled. When driven AC coupled, the common-mode voltage can be adjusted with the SYSREFREQ_VCM bit.

6.3.6.3.2 SYSREFREQ Windowing Feature

Use SYSREF windowing to internally calibrate the timing between the SYSREFREQ and CLKIN pins to optimize the setup and hold timing. SYSREF windowing can also trim out any mismatches between SYSREFREQ and CLKIN path. This feature requires that the timing from the SYSREFREQ rising edge to the CLKIN rising edge is consistent. The timing from the SYSREFREQ rising edge to the CLKIN rising edges can be tracked with the rb_CLKPOS field. Once the timing to the rising edge of the CLKIN pin is found, the SYSREFREQ rising edge can be internally adjusted with the SYSREFREQ_DLY and SYSREF_DLY_STEP fields to optimize setup and hold timing.

Figure 6-8. SYSREFREQ Internal Timing Adjustment

6.3.6.3.2.1 General Procedure Flowchart for SYSREF Windowing Operation

6.3.6.3.2.2 SYSREFREQ Repeater Mode With Delay Generation (Retime)

SYSREF repeater mode with delay enabled is possible with LMX to LMX fanout devices by retiming the SYSREFout at different edge of IQ generation. This retiming can have the delay margin between CLKIN and SYSREFREQ inputs based on SYSREF_DLY_DIV value.

Table 6-16 shows how the total delay margin for the SYSREF windowing relates the various SYSREF settings.

Table 6-16. SYSREF Phase Adjust Settings for Retime in Repeater Mode

Repeater retime mode is required to perform the SYSREF windowing in the initial phase to synchronize the SYSREF_DLY_DIV in multiple devices. The user can later choose the SYSREFx_DLY_PHASE, SYSREF_DLY_Q and SYSREFx_DLY_I settings for the selected edge for the SYNC.

Figure 6-10. SYSREF Windowing to Select the Edge Position for SYNC

This configuration must set the device in **SYSREF_MODE** R17[1:0] value "2" (Repeater mode) and **SYSREF_DLY_BPY** R72[1:0] value "2" (Delay gen engaged in all modes).

6.3.6.3.2.3 Other Guidance For SYSREF Windowing

- The SYSREFREQ pins must be held high for a minimum time of $3/f_{\text{CI KIN}} + 1.6$ ns and only after this time rb_CLKPOS field is valid.
- If the user infers multiple valid SYSREFREQ_DLY values from rb_CLKPOS registers to avoid setup and hold time violations. TI recommends to choose the lowest valid SYSREFREQ_DLY to minimize variation over temperature.
- The programmed SYSREFREQ_DLY for optimized setup and hold time after SYSREF windowing adjusts the internal SYSREFREQ, but the SYSREFREQ_DLY does not show the movement in SYSREF windowing readback code. SYSREF windowing always evaluates the signals at the pins.

6.3.6.3.2.4 For Glitch-Free Output

- Keep the same state for the SYSREFREQ pin when switching from request mode to windowing mode and back to request mode. For example, if the SYSREFREQ pin is high (or low) when windowing mode starts, make sure the pin state is high (or low) again after windowing mode ends before programing CLKPOS_CAPTURE_EN.
- The SYSREFREQ pin must be set low when switching from or to SYNC mode.

6.3.6.3.2.5 If Using SYNC Feature

- Only one SYSREFREQ pin rising edge is permitted per 75 input clock cycles
- SYSREFREQ has to stay high for more than 6 clock cycles

6.3.6.3.3 SYNC Feature

The SYNC feature allows the user to synchronize the CLK DIV, LOGICLK DIV, LOGICLK DIV PRE, SYSREF_DIV, SYSREF_DIV_PRE, and SYSREF_DLY_DIV_dividers so that the phase offset can be made consistent between power cycles. This allows users to synchronize multiple devices. This synchronization dividers can only be done through the SYSREFREQ pin, not the software.

6.3.7 Pin Mode Control

Device supports pin mode that can be used to program the device mode selection, divider and multiplier value selection, output power control, and channel output control (ON/OFF). The state machine (SM) clock must be enabled to take any logic state changed at the pin during pin mode operation.

6.3.7.1 Chip Enable (CE)

The chip enable pin is used to enable and disable the device. The chip enable can be controlled through SPI, when CE pin is high (1).

Table 6-17. Chip Enable Control

6.3.7.2 Output Channel Control

Each channel outputs control through the CLKx_EN pin. This pin enables or disable the CLKOUT and SYSREFOUT of particular channel outputs.

Table 6-18. Output Channel Control Selection

6.3.7.3 Logic Output Control

The logic output pin can enable and disable the logic clock and logic SYSREF outputs.

Table 6-19. Logic Output Enable

6.3.7.4 SYSREF Output Control

The SYSREF_EN pin can enable and disable the SYSREF section.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 29

Table 6-20. SYSREF Circuitry Enable

6.3.7.5 Device Mode Selection

The device functions like buffer mode, divider mode or multiplier mode are selected by the MUXSELx pin setting.

Table 6-21. Device Operating Mode Selection

6.3.7.6 Divider or Multiplier Value Selection

After the operating mode (divider mode or multiplier mode) is selected by MUXSELx pin logic, the divider values or multiplier values are selected by DIVSELx pin logic.

Table 6-22. Divider or Multiplier Value Selection

6.3.7.7 Calibration Control Pin

While operating in multiplier mode, the PLL based multiplier required the calibration for frequency lock and the CAL pin transition from low to high initiates the calibration.

Table 6-23. CAL Pin Logic

6.3.7.8 Output Power Control

The output power of the all channels control through PWRSELx pins.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 SYSREFREQ Input Configuration

The SYSREFREQ pins support single-ended or differential input in AC or DC coupling mode. The SYSREFREQ pins have an internal 50Ω termination with capacitive ground, which acts as 100Ω differential.

Figure 7-1 shows the generic SYSREFREQ input circuit recommendation to support all AC/DC, single-ended or differential inputs. Some of the discrete components in Figure 7-1 are just placeholder for individual input signal (single-ended or differential input) and AC or DC coupled input.

Figure 7-1. SYSREFREQ Input Circuit Recommendations

The following figures show the individual circuit diagram for each configurations:

Figure 7-2. AC-Coupled Differential Input

Figure 7-4. DC-Coupled Differential Input

Texas

Instruments

Figure 7-3. AC-Coupled, Single-Ended Input

Figure 7-5. DC-Coupled, Single-Ended Input

- 1. AC coupled differential and single-ended input configurations required the resistor terminations (R2 and R3) to create the VCM at each pin and resistor values must select to maintain greater than 150mV potential difference between pin P and pin N.
	- a. As an example, to create the VCM of 1.5V at pin P and 1.65V at pin N, with the 2.5V VCC, set R3 = 550 $Ω$ and R $2 = 1kΩ$
	- b. For single-ended input configuration, place R6 = 50Ω to avoid any reflection at complementary input pin.
- 2. DC coupled differential and single-ended input configuration required to have the source common-mode voltage matched with the device input common mode specifications.
	- a. For single-ended input configuration, keep the R1, R2, R3 and R4 resistors. This method creates the same common-mode voltage at both pins, and the resistive dividers create 75 Ω at pin P and 50 Ω Thevenin's equivalent at pin N.
	- b. As an example, to have the common-mode voltage of 1.35V at each pin, set the resistive divider components values to R1 = 130Ω, R2 = 165Ω, R3 = 86.6Ω and R4 = 110Ω with the 2.5V VCC.

7.1.2 Treatment of Unused Pins

In many cases, not all pins are used. Table 7-1 lists the recommendation on how to handle these unused pins.

PIN(S)	TREATMENT			
All VCC Pins	These pins must always be connected to the power supply. If the block that powers by these VCC pins (as implied by the pin name) is not used, then the bypassing can be minimized or eliminated.			
SYSREFREQ	If driving single-ended input, the complementary input pin terminates based on Section 7.1.1 If the SYSREFREQ pins are unused, tie the pins to the VCC with a $1k\Omega$ resistor.			
CLKIN Complementary Input	If driving single-ended input, the complementary pin terminate with 50Ω resistor AC-coupled to ground.			
VBIAS01 and VBIAS23	If multiplier is not used, connect these pins capacitor (1µF) to ground.			

Table 7-1. Treatment of Unused or Partially Used Pins

Table 7-1. Treatment of Unused or Partially Used Pins (continued)

7.1.3 Current Consumption

The current consumption varies as a function of the setup condition. By adding up all the block currents shown in Table 7-2, users can obtain reasonable estimate of the current for any setup condition.

Table 7-2. Current Consumption per Block

7.2 Typical Applications

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 33

7.2.1 Local Oscillator Distribution Application

For this application, the additive noise impact of using the LMX1860-SEP as a x2 multiplier is exported when added to the LMX2694-SEP 3GHz output clock. This particular setup used a single-ended clock to drive the LMX1860-SEP for the sake of simplicity of hooking up two EVMs together, but driving the device differentially is generally recommended.

Figure 7-6. Typical Application Schematic

Figure 7-7. Typical Application Schematic

7.2.1.1 Design Requirements

Table 7-3 shows the design parameters for this example.

If not all outputs or SYSREF are used, TI recommends to compress the layout to minimize trace lengths, especially that of the input trace.

Table 7-3. Design Parameters

7.2.1.2 Detailed Design Procedure

In this example, a 3GHz input clock is being multiplied up to a 6GHz input clock. The external components do not change that much based on internal configuration. The TICS Pro software is very useful in calculating the necessary register values and configuring the device.

TICS Pro - LMX1860-SEP							
USB Communications Select Device Options Tools Default Configurations Help File							
▲ LMX1860-SEP User Controls Raw Registers Main Page Calculations Burst Mode	CLKIN 3:Multiplie ₹ -0.5 \div 3 \checkmark x2 3000.0 MHz x 2 \times MULTIPLIER Calibrate Multiplier Read Lock Detect	CLKOUT0 V CHO EN PWR: $7 \div 7.4$ dBm 6000.0 MHz J CLKOUTO EN $4 - 0.43 Vpp$ PWR: SYSREFOUT0 $4 - 1.15V$ VCM: 2.34375 MHz Delay: $0 - 145.71$ ps SYSREFOUTO EN					
	V SMCLK EN Unlocked (VTUNE low) v $t_{SM~CK}$ = PIN MODES $2:$ \vee $128 \times$ 11.71875 MHz Configure Driver \Box CAL MUXOUT SYSREF_EN TEMP SENSOR TLOGIC EN Push-Pull SDO Read 1:SDO J CLKO EN SPI Mode J TS CNT EN \checkmark GENERAL \Box CLK1 EN $\sqrt{}$ TS EN SPI Mode	CLKOUT1 \Box CH1_EN PWR: $7 \div 7.4$ dBm 6000.0 MHz J CLKOUT1_EN 4 - 0.43 Vpp PWR: SYSREFOUT1 $4 - 1.15V$ VCM: 2.34375 MHz $0 - 145.71$ ps Delay: J SYSREFOUT1 EN					
	\Box CLK2 EN POWERDOWN $\mathbf{0}$ SPI Mode \Box RESET \Box CLK3 EN \vee SYSREF Global Delay $f_{\text{INTERPOLATOR}} = 750,00000 \text{ MHz}$ SYSREF_DLY_BYP $t_{\text{DELAY_RANGE}} = [-666.67, 664.04]$ ps $\sqrt{t_{\text{DEAN}}}\$ stepsize = 2.62 ps 1: 4 (1.6 GHz to 3.2 GHz) SYSREF Individual Channel Delays	CLKOUT2 \Box CH ₂ EN PWR: $7 \div 7.4$ dBm 6000.0 MHz J CLKOUT2 EN $4 - 0.43 Vpp$ PWR: SYSREFOUT2 $4 - 1.15V$ VCM: 2.34375 MHz Delay: 0 - 145.71 ps V SYSREFOUT2 EN					
Context General Field Name: LOGIC EN Register Name: R8	$7 - 120 -$ QCLK SYSREFO 400 MHz to 800 \sim \vee $7 -$ $120 -$ QCLK 400 MHz to 800 SYSREF1 $7 -$ $120 -$ QCLK SYSREF2 400 MHz to 800 SYSREF3 $7 -$ $120 -$ QCLK 400 MHz to 800 $7 -$ $120 -$ QCLK 400 MHz to 800 LOGISYSREF SYSREFREO Windowing CLKPOS CAPTURE EN Read SYSWIN Position $\mathbf{0}$ $\mathbf{0}$	CLKOUT3 \Box CH3_EN PWR: $7 \div 7.4$ dBm 6000.0 MHz V CLKOUT3 EN $4 - 0.43 Vpp$ PWR SYSREFOUT3 $4 - 1.15V$ VCM: 2.34375 MHz Delay: $0 - 145.71$ ps SYSREFOUT3 EN					
Start Bit : 5 Stop Bit : 5 Length \pm 1 Description: Enables LOGICLK subsystem (LOGICLKOUT, LOGISYSREFOUT). Setting this bit to OxO completely disables all LOGICLKOUT and LOGISYSREFOUT circuitry, overriding the state of other powerdown/enable bits.	Estimated Current 795 mA SYNC Delay \Box SYNC EN \times 15 ps $\left(\frac{2}{\pi}\right)$ Clock/Logicik Dividers \sim J SYSREFREQ FORCE $fSVSRFF = 2.34375 MHz$ SYSREF SYSREFREQ LATCH $\boldsymbol{\nu}$ SYSREFREQ CLR Continuous SYSREF Dividers $320 -$ \div 4 \vee $1.3V$ \times Pulser ⋡ V SYSREF EN SYSREFREQ $1\frac{2}{7}$ 10.0 $MHz \ge$ ⊶⊙ SYSREF Frequency Generator	LOGIC EN FMT: LVDS PRE-DIV DIVIDER LOGICLKOUT PWR: $0 \div$ $32 -$ 23.4375 $4 - 4$ MHz VCM: 1.2 V V LOGICLKOUT_EN Use Divider FMT: LVDS LOGISYSREFOUT $0\left \frac{1}{\pi}\right $ PWR: $0 \div$ Delay: 2.34375 MHz 30.71 ps VCM: 1.2 V ~ J LOGISYSREFOUT EN					

Figure 7-8. LMX1860-SEP TICS Pro Setup

7.2.1.3 Application Plot

LMX1860-SEP Multiplier Output the total plot is the sum of the noise of the LMX1860-SEP multiplier noise and the LMX2615-SP 3GHz output (scaled to 6GHz by adding 6dB). Note that the LMX1860-SEP does increase the phase noise in the 1MHz to 20MHz range, but beyond 20MHz, the input multiplier actually filters the output noise floor.

7.2.2 JESD204B/C Clock Distribution Application

This application shows the JESD204B/C clock distribution circuit using the LMX1860-SEP, which can take the high frequency input from LMX2694-SEP and generate 4 pairs of JESD clocks to data converters along with clocks for FPGA.

Figure 7-10. Typical JESD Clocks Block Diagram

7.3 Layout

7.3.1 Layout Guidelines

- If using a single-ended output, terminate the complementary side with 50 Ω so that the impedance for the signal output is same as complementary pin side.
- GND pins on the outer perimeter of the package can be routed on the package back to the DAP.
- Minimize the length of the CLKIN trace for optimal phase noise. Poor matching can degrade the noise floor.
- Verify that the DAP on the device is well-grounded with many vias.
- Use a low loss dielectric material, such as Rogers 4003C, for optimal output power.
- Be aware that if all the outputs and SYSREF are operating, the current consumption can be high enough to exceed the recommended internal junction temperature of 125°C; a heat sink can be necessary.

7.3.2 Layout Example

Layout Example

7.4 Power Supply Recommendations

This device uses a 2.5V supply for the whole device. A direct connection to a switching power supply can result in unwanted spurs at the output. Bypassing can be done individually at all the power pins. TI recommends placing smaller capacitors with higher frequency of minimum impedance on the same layer as the device, as close to the pins as possible. Since the frequencies of nearly all signals in the device are 100MHz or greater, therefore larger value bypass capacitors with low frequency of minimum impedance are only used for internal LDO stability, and the distance to the device (and the loop inductance of the bypass path) can be larger. Isolate the supply pins for the clocks and the LOGICLK with a small resistor or ferrite bead if both are being used simultaneously. See the *Pin Configuration and Functions* section for additional recommendations for each pin.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 37

Note

This device has minimal PSRR due to the low operating voltage and internal filtering by LDOs. Connecting this device to a low noise supply that does not have excessive spurious noise is important.

7.4.1 Power-Up Timing

To power up the device, some power sequencing is required.

- 1. Apply power to the device and verify that the VCC pins reach proper levels.
- 2. Although the power-on reset happens automatically, the user can do a software reset by toggling the RESET bit from 1 to 0. Verify that the time between programming these two commands is at least 1µs.
- 3. Program the registers as desired.

7.5 Register Map

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 39

[LMX1860-SEP](https://www.ti.com/product/LMX1860-SEP)

7.5.1 Device Registers

Table 7-4 lists the memory-mapped registers for the Device registers. All register offset addresses not listed in Table 7-4 must be considered as reserved locations and the register contents must not be modified.

Table 7-4. DEVICE Registers

Complex bit access types are encoded to fit into small table cells. [Table 7-5](#page-41-0) shows the codes that are used for access types in this section.

Table 7-5. Device Access Type Codes

7.5.1.1 R0 Register (Offset = 0h) [Reset = 0000h]

R0 is shown in Table 7-6.

Return to the [Table 7-4](#page-40-0).

7.5.1.2 R2 Register (Offset = 2h) [Reset = 0223h]

R2 is shown in Table 7-7.

Return to the [Table 7-4](#page-40-0).

Table 7-7. R2 Register Field Descriptions

7.5.1.3 R3 Register (Offset = 3h) [Reset = FF86h]

R3 is shown in [Table 7-8.](#page-42-0)

7.5.1.4 R4 Register (Offset = 4h) [Reset = 36FFh]

R4 is shown in Table 7-9.

Return to the [Table 7-4](#page-40-0).

Table 7-9. R4 Register Field Descriptions

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 43

7.5.1.5 R5 Register (Offset = 5h) [Reset = 4936h]

R5 is shown in Table 7-10.

Return to the [Table 7-4](#page-40-0).

7.5.1.6 R6 Register (Offset = 6h) [Reset = B6DCh]

R6 is shown in Table 7-11.

Return to the [Table 7-4](#page-40-0).

Table 7-11. R6 Register Field Descriptions

7.5.1.7 R7 Register (Offset = 7h) [Reset = 0001h]

R7 is shown in Table 7-12.

Return to the [Table 7-4](#page-40-0).

Table 7-12. R7 Register Field Descriptions

7.5.1.8 R8 Register (Offset = 8h) [Reset = 0120h]

R8 is shown in Table 7-13.

Return to the [Table 7-4](#page-40-0).

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 45

7.5.1.9 R9 Register (Offset = 9h) [Reset = 0020h]

R9 is shown in Table 7-14.

Return to the [Table 7-4](#page-40-0).

7.5.1.10 R11 Register (Offset = Bh) [Reset = 0000h]

R11 is shown in [Table 7-15](#page-46-0).

signals on the SYSREFREQ pins.

Table 7-15. R11 Register Field Descriptions

7.5.1.11 R12 Register (Offset = Ch) [Reset = 0000h]

R12 is shown in Table 7-16.

Return to the [Table 7-4](#page-40-0).

Table 7-16. R12 Register Field Descriptions

7.5.1.12 R13 Register (Offset = Dh) [Reset = 0003h]

R13 is shown in Table 7-17.

Return to the [Table 7-4](#page-40-0).

Table 7-17. R13 Register Field Descriptions

7.5.1.13 R14 Register (Offset = Eh) [Reset = 0002h]

R14 is shown in Table 7-18.

Return to the [Table 7-4](#page-40-0).

Table 7-18. R14 Register Field Descriptions

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 47

Table 7-18. R14 Register Field Descriptions (continued)

7.5.1.14 R15 Register (Offset = Fh) [Reset = 0B01h]

R15 is shown in Table 7-19.

Table 7-19. R15 Register Field Descriptions (continued)

7.5.1.15 R16 Register (Offset = 10h) [Reset = 1005h]

R16 is shown in Table 7-20.

Return to the [Table 7-4](#page-40-0).

Table 7-20. R16 Register Field Descriptions

7.5.1.16 R17 Register (Offset = 11h) [Reset = 07F0h]

R17 is shown in Table 7-21.

Return to the [Table 7-4](#page-40-0).

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNAS883&partnum=LMX1860-SEP)* 49

7.5.1.17 R18 Register (Offset = 12h) [Reset = FE00h]

R18 is shown in Table 7-22.

Return to the [Table 7-4](#page-40-0).

7.5.1.18 R19 Register (Offset = 13h) [Reset = FE00h]

R19 is shown in Table 7-23.

7.5.1.19 R20 Register (Offset = 14h) [Reset = FE00h]

R20 is shown in Table 7-24.

Return to the [Table 7-4](#page-40-0).

Table 7-24. R20 Register Field Descriptions

7.5.1.20 R21 Register (Offset = 15h) [Reset = FE00h]

R21 is shown in Table 7-25.

Return to the [Table 7-4](#page-40-0).

7.5.1.21 R22 Register (Offset = 16h) [Reset = 0800h]

R22 is shown in Table 7-26.

Return to the [Table 7-4](#page-40-0).

Table 7-26. R22 Register Field Descriptions

Table 7-26. R22 Register Field Descriptions (continued)

7.5.1.22 R23 Register (Offset = 17h) [Reset = 4000h]

R23 is shown in Table 7-27.

Return to the [Table 7-4](#page-40-0).

Table 7-27. R23 Register Field Descriptions

7.5.1.23 R24 Register (Offset = 18h) [Reset = 0000h]

R24 is shown in [Table 7-28.](#page-52-0)

Table 7-28. R24 Register Field Descriptions

7.5.1.24 R25 Register (Offset = 19h) [Reset = 0211h]

R25 is shown in Table 7-29.

Return to the [Table 7-4](#page-40-0).

Table 7-29. R25 Register Field Descriptions

7.5.1.25 R28 Register (Offset = 1Ch) [Reset = 0A08h]

R28 is shown in Table 7-30.

7.5.1.26 R29 Register (Offset = 1Dh) [Reset = 05FFh]

R29 is shown in Table 7-31.

Return to the [Table 7-4](#page-40-0).

Table 7-31. R29 Register Field Descriptions

7.5.1.27 R33 Register (Offset = 21h) [Reset = 7777h]

R33 is shown in Table 7-32.

Return to the [Table 7-4](#page-40-0).

Table 7-32. R33 Register Field Descriptions

7.5.1.28 R34 Register (Offset = 22h) [Reset = 0007h]

R34 is shown in Table 7-33.

Return to the [Table 7-4](#page-40-0).

Table 7-33. R34 Register Field Descriptions

7.5.1.29 R65 Register (Offset = 41h) [Reset = 65F0h]

R65 is shown in Table 7-34.

7.5.1.30 R67 Register (Offset = 43h) [Reset = 50C8h]

R67 is shown in Table 7-35.

Return to the [Table 7-4](#page-40-0).

7.5.1.31 R72 Register (Offset = 48h) [Reset = 0000h]

R72 is shown in Table 7-36.

Return to the [Table 7-4](#page-40-0).

7.5.1.32 R73 Register (Offset = 49h) [Reset = 0000h]

R73 is shown in Table 7-37.

Return to the [Table 7-4](#page-40-0).

7.5.1.33 R75 Register (Offset = 4Bh) [Reset = 0006h]

R75 is shown in [Table 7-38.](#page-55-0)

Return to the [Table 7-4](#page-40-0).

Table 7-38. R75 Register Field Descriptions

7.5.1.34 R76 Register (Offset = 4Ch) [Reset = 0000h]

R76 is shown in Table 7-39.

Return to the [Table 7-4](#page-40-0).

7.5.1.35 R86 Register (Offset = 56h) [Reset = 0000h]

R86 is shown in Table 7-40.

Return to the [Table 7-4](#page-40-0).

Table 7-40. R86 Register Field Descriptions

7.5.1.36 R90 Register (Offset = 5Ah) [Reset = 0000h]

R90 is shown in [Table 7-41.](#page-56-0)

Return to the [Table 7-4](#page-40-0).

Table 7-41. R90 Register Field Descriptions

8 Device and Documentation Support

8.1 Device Support

TI offers an extensive line of development tools and software to simulate the device performance and program the device.

Table 8-1. Development Tools and Software

8.2 Documentation Support

8.2.1 Related Documentation

• Texas Instruments, *[LMX1860-SEP Evaluation Module](https://www.ti.com/lit/pdf/SNAU293)* , EVM user's guide

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

8.5 Trademarks

PLLatinum™ and TI E2E™ are trademarks of Texas Instruments. Rohde & Schwarz® is a registered trademark of Rohde & Schwarz GmbH & Co KG.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
4. Strap features may no

EXAMPLE BOARD LAYOUT

PAP0064E PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

-
- 6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the boar
- Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be

plugged or tented. 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PAP0064E PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
12. Board assembly site may have different recommendations for sten

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

*All dimensions are nominal

PACKAGE OUTLINE

PAP0064E PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PAP0064E PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package,
- Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PAP0064E PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated