





OPA1677, OPA1678, OPA1679 SBOS855E - JANUARY 2017 - REVISED DECEMBER 2022

OPA167x Low-Distortion Audio Operational Amplifiers

1 Features

Texas

INSTRUMENTS

- Low noise: 4.5 nV/ \sqrt{Hz} at 1 kHz
- Low distortion: 0.0001% at 1 kHz
- High open-loop gain: 114 dB
- High common-mode rejection: 110 dB
- Low quiescent current: • - 2 mA per channel
- Low input bias current: 10 pA (typical)
- Slew rate: 9 V/µs
- Wide gain bandwidth: 16 MHz (G = 1) •
- Unity-gain stable ٠
- Rail-to-rail output
- Wide supply range: ٠
 - ±2.25 V to ±18 V, or 4.5 V to 36 V
 - Single, dual, and quad-channel versions
- Available packages:
 - Single: SOIC-8, SOT-23
 - Dual: SOIC-8, small SON-8, VSSOP-8
 - Quad: Small QFN-16, SO-14, TSSOP-14
- Temperature range: -40°C to +85°C

2 Applications

- Professional microphones and wireless systems •
- Professional audio mixer/control surface
- Guitar amplifier and other music instrument amplifier
- A/V receiver
- Automotive external amplifier

3 Description

The single-channel OPA1677, dual-channel OPA1678, and guad-channel OPA1679 (OPA167x) op amps offer higher system-level performance over legacy op amps commonly used in audio circuitry.

The OPA167x amplifiers achieve a low 4.5-nV/ \sqrt{Hz} noise density and low distortion of 0.0001% at 1 kHz, which improves audio signal fidelity. These devices also offer rail-to-rail output swing to within 800 mV with a 2-k Ω load, which increases headroom and maximizes dynamic range.

To accommodate the power-supply constraints of many types of audio products, the OPA167x operate over a very-wide supply range of ±2.25 V to ±18 V (or 4.5 V to 36 V) on only 2 mA of supply current. These op amps are unity-gain stable and have excellent dynamic behavior over a wide range of load conditions, allowing the OPA167x to be used in many audio circuits.

The OPA167x amplifiers use completely independent internal circuitry for lowest crosstalk and freedom from interactions between channels, even when overdriven or overloaded.

Device information						
PART NUMBER	CHANNELS	PACKAGE ⁽¹⁾				
OPA1677	Single	SOIC (8)				
UPATO//	Single	SOT-23 (5)				
		SOIC (8)				
OPA1678	Dual	VSSOP (8)				
		SON (8)				
		SOIC (14)				
OPA1679	Quad	TSSOP (14)				
		QFN (16)				

Device Information

(1) For all available packages, see the package option addendum at the end of the data sheet.








Table of Contents

1 Features1	7.3 Feature Description	14
2 Applications1		
3 Description1	8 Application and Implementation	18
4 Revision History	8.1 Application Information	. 18
5 Pin Configuration and Functions		
6 Specifications	8.3 Power Supply Recommendations	25
6.1 Absolute Maximum Ratings6	8.4 Layout	25
6.2 ESD Ratings6		
6.3 Recommended Operating Conditions6	9.1 Device Support	. 27
6.4 Thermal Information: OPA16777	9.2 Documentation Support	28
6.5 Thermal Information: OPA16787	9.3 Receiving Notification of Documentation Updates	28
6.6 Thermal Information: OPA16797	9.4 Support Resources	28
6.7 Electrical Characteristics	9.5 Trademarks	28
6.8 Typical Characteristics9	9.6 Electrostatic Discharge Caution	28
7 Detailed Description14	9.7 Glossary	28
7.1 Overview	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram14	Information	28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (December 2021) to Revision E (December 2022)	Page
•	Change OPA1677 D (SOIC, 8) package from preview to production data (active)	1
С	hanges from Revision C (April 2019) to Revision D (December 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added OPA1677 production data (active) device and associated content	1
С	hanges from Revision B (June 2018) to Revision C (April 2019)	Page
•	Changed status of OPA1679 QFN package to production data	1
•	Changed GPN BUF634A in Figure 8-6, Composite Headphone Amplifier (Single-Channel Shown)	24
С	hanges from Revision A (May 2018) to Revision B (June 2018)	Page
•	Added content re: preview QFN (RUM) package	1
c	hanges from Revision * (February 2017) to Revision A (May 2018)	Page
•	Added DRG (SON) 8-pin package to Device Information table	1
•	Added SON-8 package to Features list	
	Added DRG (SON) 8-pin pinout drawing to Pin Configuration and Functions section	
•	Added thermal pad information to Pin Functions: OPA1678 table	3



5 Pin Configuration and Functions




Figure 5-1. OPA1677: D Package, 8-Pin SOIC (Top View)




Figure 5-2. OPA1677: DBV Package, 5-Pin SOT-23 (Top View)

Pin Functions: OPA1677

	PIN				
	N	0.	ТҮРЕ	DESCRIPTION	
NAME	D (SOIC)	DBV (SOT-23)			
–IN	2	4	Input	Inverting input	
+IN	3	3	Input	Noninverting input	
OUT	6	1	Output	Output	
V–	4	2	Power	Negative (lowest) power supply	
V+	7	5	Power	Positive (highest) power supply	






Figure 5-3. OPA1678: D Package, 8-Pin SOIC and DGK Package, 8-Pin VSSOP (Top View)





Figure 5-4. OPA1678: DRG Package, 8-Pin SON With Exposed Thermal Pad (Top View)

Pin Functions: OPA1678

PIN		TYPE	DESCRIPTION	
NAME	NO.	TTPE	DESCRIPTION	
–IN A	2	Input	Inverting input, channel A	
+IN A	3	Input	Noninverting input, channel A	
–IN B	6	Input	Inverting input, channel B	
+IN B	5	Input	Ioninverting input, channel B	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
V–	4	Power	Negative (lowest) power supply	
V+	8	Power	Positive (highest) power supply	
Thermal Pad	Thermal pad	_	For DRG (SON-8) package. Exposed thermal die pad on underside. Connect thermal die pad to V–. Solder the thermal pad to improve heat dissipation and provide specified performance.	








Figure 5-6. OPA1679: RUM Package, 16-Pin QFN With Exposed Thermal Pad (Top View)

	PIN				
			TYPE	DESCRIPTION	
NAME	D (SOIC) PW (TSSOP)	RUM (QFN)			
–IN A	2	1	Input	Inverting input, channel A	
+IN A	3	2	Input	Noninverting input, channel A	
–IN B	6	5	Input	Inverting input, channel B	
+IN B	5	4	Input	Noninverting input, channel B	
–IN C	9	8	Input	Inverting input, channel C	
+IN C	10	9	Input	Input Noninverting input, channel C	
–IN D	13	12	Input	Inverting input, channel D	
+IN D	12	11	Input	Noninverting input, channel D	
NC		13		No connect	
NC		16	_	No connect	
OUT A	1	15	Output	Output, channel A	
OUT B	7	6	Output	Output, channel B	
OUT C	8	7	Output	Output, channel C	
OUT D	14	14	Output	Output, channel D	
V+	4	3	Power	Positive (highest) power supply	
V–	11	10	Power	Negative (lowest) power supply	
Thermal Pad	_	Thermal pad		Exposed thermal die pad on underside. Connect thermal die pad to V–. Solder the thermal pad to improve heat dissipation and provide specified performance.	

Pin Functions: OPA1679



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Voltage		Supply voltage, $V_S = (V+) - (V-)$		40	V
	Input vo	Input voltage	(V–) – 0.5	(V+) + 0.5	V
	Current	Input current (all pins except power-supply pins)	-10	10	mA
	Cullent	Output short-circuit current ⁽²⁾	Contin	uous	
T _A	Operating ten	nperature	-55	125	°C
TJ	Junction temp	perature		150	°C
T _{stg}	Storage temp	erature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to V_S / 2 (ground in symmetrical dual-supply setups), one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine model (MM) ⁽³⁾	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Machine Model was not tested on OPA1679IRUM.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT	
V	Supply voltage	Single supply	4.5	36	V	
Vs	Supply voltage	Dual supply	±2.25	±18		
T _A	Operating temperature		-40	125	°C	



6.4 Thermal Information: OPA1677

	Junction-to-board thermal resistance Junction-to-top characterization parameter	OPA		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	, <u>, , , , , , , , , , , , , , , ,</u>	UNIT
		8 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	132.9	180.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	74.0	78.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	76.3	47.3	°C/W
ΨJT	Junction-to-top characterization parameter	24.9	20.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	75.6	47.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Thermal Information: OPA1678

			OPA1678		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DRG (SON)	UNIT	
		8 PINS	8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	144	219	66.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77	79	54.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	62	104	40.4	°C/W
ΨJT	Junction-to-top characterization parameter	28	15	1.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	61	102	40.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	10.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Thermal Information: OPA1679

			OPA1679		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	RUM (QFN)	UNIT
		14 PINS	14 PINS	16 PINS	1
R _{θJA}	Junction-to-ambient thermal resistance	90	127	38.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	55	47	34.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	44	59	17.4	°C/W
ΨJT	Junction-to-top characterization parameter	20	55	0.6	°C/W
Ψјв	Junction-to-board characterization parameter	44	58	17.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	7.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



6.7 Electrical Characteristics

at $V_S = \pm 15$ V, $T_A = 25^{\circ}$ C, $R_L = 2$ k Ω , and $V_{CM} = V_{OUT}$ = midsupply (unless otherwise noted)

	PARAMETER	-	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RFORMANCE						
THD+N	Total harmonic distortion + noise	$G = 1 R_1 = 60$	00 Ω, f = 1 kHz, V _O = 3 V _{RMS}		0.0001%		
		G = 1, KL = 0	50.02, 1 - 1.012, 00 - 5.0 RMS		-120		dB
			SMPTE/DIN two-tone, 4:1		0.0001%		
IMD		G = 1 V _O = 3 V _{RMS}	(60 Hz and 7 kHz)		-120		dB
			DIM 30		0.0001%		
	Intermodulation distortion		(3-kHz square wave and 15-kHz sine wave)		-120		dB
			CCIF twin-tone		0.0001%		
			(19 kHz and 20 kHz)		-120		dB
FREQUEN	CY RESPONSE						
GBW	Gain-bandwidth product	G = 1			16		MHz
SR	Slew rate	G = -1			9		V/µs
	Full power bandwidth ⁽¹⁾	V _O = 1 V _P			1.4		MHz
	Overload recovery time	G = -10			1		μs
	Channel separation (dual and quad)	f = 1 kHz			-130		dB
NOISE				I			
		f = 20 Hz to 2	0 kHz		5.4		
en	en Input voltage noise		I0 Hz	1.74			μV _{PP}
	Input voltage noise density	f = 1 kHz			4.5		nV/√Hz
i _n	Input current noise density	f = 1 kHz			3		fA/√Hz
OFFSET V	OLTAGE						
		V _S = ±2.25 V	to ±18 V		±0.5	±2	mV
V _{OS}	Input offset voltage	V _S = ±2.25 V	to ±18 V, $T_A = -40^{\circ}C$ to $125^{\circ}C^{(2)}$		2		µV/°C
PSRR	Power-supply rejection ratio	V _S = ±2.25 V			3	8	μV/V
INPUT BIA	S CURRENT						
IB	Input bias current	V _{CM} = 0 V			±10		pА
l _{os}	Input offset current	V _{CM} = 0 V			±10		pА
INPUT VOI	LTAGE RANGE						
V _{CM}	Common-mode voltage range			(V–)+0.5		(V+) – 2	V
CMRR	Common-mode rejection ratio			100	110		dB
INPUT IMP	EDANCE						
	Differential				100 6		MΩ pF
	Common-mode				6000 2		GΩ∥pF
OPEN-LOC	DP GAIN						
A _{OL}	Open-loop voltage gain	(V–) + 0.8 V ≤	$V_{\rm O} \le (V+) - 0.8 \text{ V}$	106	114		dB
OUTPUT							
Vo	Output voltage			(V–) + 0.8		(V+) – 0.8	V
I _{OUT}	Output Current			See	Section 6.8		mA
Z ₀	Open-loop output impedance	f = 1 MHz		See	Section 6.8		Ω
I _{SC}	Short-circuit current ⁽³⁾				±50		mA
CL	Capacitive load drive				100		pF
POWER SI	UPPLY			I			
		I _O = 0 A			2	2.5	
l _Q	Quiescent current (per channel)	-	-40°C to 125°C ⁽²⁾			2.8	mA

(1) Full-power bandwidth = SR / $(2\pi \times V_P)$, where SR = slew rate.


(2) Specified by design and characterization.

(3) One channel at a time.




6.8 Typical Characteristics

at T_A = 25°C, V_S = ±15 V, and R_L = 2 k Ω , (unless otherwise noted)






at $T_A = 25^{\circ}C$, $V_S = \pm 15$ V, and $R_L = 2 \text{ k}\Omega$, (unless otherwise noted)






at $T_A = 25^{\circ}C$, $V_S = \pm 15$ V, and $R_L = 2 \text{ k}\Omega$, (unless otherwise noted)






at T_A = 25°C, V_S = ±15 V, and R_L = 2 k Ω , (unless otherwise noted)





at $T_A = 25^{\circ}C$, $V_S = \pm 15$ V, and $R_L = 2 \text{ k}\Omega$, (unless otherwise noted)






7 Detailed Description

7.1 Overview

The OPA167x devices are unity-gain stable, dual-channel and quad-channel op amps with low noise and distortion. *Section 7.2* shows a simplified schematic of the OPA167x (one channel shown). These devices consist of a low-noise input stage with a folded cascode and a rail-to-rail output stage. This topology exhibits excellent noise and distortion performance across a wide range of supply voltages that are not delivered by legacy, commodity, audio operational amplifiers.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Phase Reversal Protection

The OPA167x family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA167x prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in Figure 7-1.




Figure 7-1. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

7.3.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin.



Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. Figure 7-2 illustrates the ESD circuits contained in the OPA167x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 7-2. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, highcurrent pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is greater than the normal operating voltage of the OPA167x but less than the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (see Figure 7-2), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 7-2 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.



If the supply is not capable of sinking the current, V_{IN} can begin sourcing current to the operational amplifier and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V–) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level less than the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see Figure 7-2. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

7.3.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

A more formal discussion of the EMIRR IN+ definition and test method is shown in the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download at www.ti.com.

The EMIRR IN+ of the OPA167x is plotted versus frequency in Figure 7-3. The dual and quad operational amplifier device versions have approximately identical EMIRR IN+ performance. The OPA167x unity-gain bandwidth is 16 MHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.









Table 7-1 lists the EMIRR IN+ values for the OPA167x at particular frequencies commonly encountered in realworld applications. Applications listed in Table 7-1 can be centered on or operated near the particular frequency shown. This information can be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, UHF	36 dB
900 MHz	GSM, radio communication and navigation, GPS (to 1.6 GHz), ISM, aeronautical mobile, UHF	42 dB
1.8 GHz	GSM, mobile personal comm. broadband, satellite, L-band	52 dB
2.4 GHz	802.11b/g/n, Bluetooth™, mobile personal comm., ISM, amateur radio and satellite, S-band	64 dB
3.6 GHz	Radiolocation, aero comm./nav., satellite, mobile, S-band	67 dB
5 GHz	802.11a/n, aero communication and navigation, mobile communication, space and satellite operation, C-band	77 dB

Table 7-1. OPA167x EMIRR IN+ for Frequencies of Interest

7.3.3.1 EMIRR IN+ Test Configuration

Figure 7-4 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy. See the *EMI Rejection Ratio of Operational Amplifiers* application report for more details.





7.4 Device Functional Modes

7.4.1 Operating Voltage

The OPA167x series op amps operate from ± 2.25 V to ± 18 V supplies while maintaining excellent performance. The OPA167x series can operate with as little as 4.5 V between the supplies and with up to 36 V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA167x series, power-supply voltages are not required to be equal. For example, the positive supply can be set to 25 V with the negative supply at -5 V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are specified over the temperature range of $T_A = -40^{\circ}$ C to +85°C. Parameters that vary significantly with operating voltage or temperature are shown in *Section 6.8*.

Copyright © 2022 Texas Instruments Incorporated



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Capacitive Loads

The dynamic characteristics of the OPA167x series are optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier, and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (R_S equal to 50 Ω , for example) in series with the output.

This small series resistor also prevents excess power dissipation if the output of the device short-circuits. For more details about analysis techniques and application circuits, see the *Feedback Plots Define Op Amp AC Performance* application report, available for download from the TI website (www.ti.com).



8.2 Typical Applications

8.2.1 Phantom-Powered Preamplifier for Piezo Contact Microphones

Contact microphones are useful for amplifying the sound of musical instruments that do not contain electric pickups, such as acoustic guitars and violins. Most contact microphones use a piezo element to convert vibrations in the body of the musical instrument to a voltage which can be amplified or recorded. The low noise and low input bias current of the OPA1678 make the device an excellent choice for high impedance preamplifiers for piezo elements. This preamplifier circuit provides high input impedance for the piezo element but has low output impedance for driving long cable runs. The circuit is also designed to be powered from 48-V phantom power which is commonly available in professional microphone preamplifiers and recording consoles.

A TINA-TI[™] simulation schematic of the circuit below is available in the *Tools and Software* section of the OPA1678 or OPA1679 product folder.




Figure 8-1. Phantom-Powered Preamplifier for Piezo Contact Microphones

8.2.1.1 Design Requirements

- -3-dB bandwidth: 20 Hz to 20 kHz
- Gain: 20 dB (10 V/V)
- Piezo element capacitance: 8 nF (9-kHz resonance)



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Power Supply

In professional audio systems, phantom power is applied to the two signal lines that carry a differential audio signal from the microphone. Figure 8-2 is a diagram of the system showing 48-V phantom power applied to the differential signal lines between the piezo preamplifier output and the input of a professional microphone preamplifier.




Figure 8-2. System Diagram Showing the Application of Phantom Power to the Audio Signal Lines

A voltage divider is used to extract the common-mode phantom power from the differential audio signal in this type of system. The voltage at center point of the voltage divider formed by R1 and R2 does not change when audio signals are present on the signal lines (assuming R1 and R2 are matched). A Zener diode forces the voltage at the center point of R1 and R2 to a regulated voltage. The values of R1 and R2 are determined by the allowable voltage drop across these resistors from the current delivered to both op amp channels and the Zener diode. There are two power supply current pathways in parallel, each sharing half the total current of the op amp and Zener diode. Resistors R1 and R2 can be calculated using Equation 1:

$$\frac{V_{ZD}}{\left(\frac{I_{OPA}}{2} + \frac{I_{ZD}}{2}\right)} - 6.8 \text{ k}\Omega = R_{PS}$$
(1)

A 24-V Zener diode is selected for this design, and 1 mA of current flows through the diode at idle conditions to maintain the reverse-biased condition of the Zener diode. The maximum idle power supply current of both op amp channels is 5 mA. Inserting these values into Equation 1 gives the values for R1 and R2 shown in Equation 2.

$$\frac{24V}{\left(\frac{I_{OPA}}{2} + \frac{I_{ZD}}{2}\right)} - 6.8 \text{ k}\Omega = \frac{24V}{\left(\frac{5.0 \text{ mA}}{2} + \frac{1.0 \text{ mA}}{2}\right)} - 6.8 \text{ k}\Omega = 1.2 \text{ k}\Omega = R_{PS}$$
(2)

Using a value of 1.2 k Ω for resistors R1 and R2 establishes a 1-mA current through the Zener diode and properly regulate the node to 24 V. Capacitor C1 forms a low-pass filter with resistors R1 and R2 to filter the Zener diode noise and any residual differential audio signals. Mismatch in the values of R1 and R2 causes a portion of the audio signal to appear at the voltage divider center point. The corner frequency of the low-pass filter must be set below the audio band, as shown in Equation 3.

$$C_1 \ge \frac{1}{2 \cdot \pi \cdot R_1 || R_2 \cdot f_{-3dB}} \ge \frac{1}{2 \cdot \pi \cdot 600 \ \Omega \cdot 20 \ \text{Hz}} \ge 13 \ \mu\text{F} \rightarrow 22 \ \mu\text{F}$$
(3)

A 22- μ F capacitor is selected because the capacitor meets the requirements for power supply filtering and is a widely available denomination. A 0.1- μ F capacitor (C2) is added in parallel with C1 as a high-frequency bypass capacitor.



8.2.1.2.2 Input Network

Resistors R3 and R4 provide a pathway for the input bias current of the OPA1678 while maintaining the high input impedance of the circuit. The contact microphone capacitance and the required

low-frequency response determine the values of R3 and R4. The –3-dB frequency formed by the microphone capacitance and amplifier input impedance is shown in Equation 4:

$$\mathsf{F}_{-3\mathsf{dB}} = \frac{1}{2 \cdot \pi \cdot (\mathsf{R}_3 + \mathsf{R}_4) \cdot \mathsf{C}_{\mathsf{MIC}}} \le 20 \; \mathsf{Hz} \tag{4}$$

A piezo element with 8 nF of capacitance was selected for this design because the 9-kHz resonance is towards the upper end of the audible bandwidth, and is less likely to affect the frequency response of many musical instruments. The minimum value for resistors R3 and R4 is then calculated with Equation 5:

$$R_{3} = R_{4} = R_{IN}$$

$$R_{IN} \ge \frac{1}{4 \cdot \pi \cdot F_{-3dB} \cdot C_{MIC}} \ge \frac{1}{4 \cdot \pi \cdot 20 \text{ Hz} \cdot 8 \text{ nF}} \ge 497.4 \text{ k}\Omega$$
(5)

1-MΩ resistors are selected for R3 and R4 to make sure the circuit meets the design requirements for –3-dB bandwidth. The center point of resistors R3 and R4 is biased to half the supply voltage through the voltage divider formed by R5 and R6. This sets the input common-mode voltage of the circuit to a value within the input voltage range of the OPA1678. Piezo elements can produce very large voltages if the elements are struck with sufficient force. To prevent damage, the input of the OPA1678 is protected by a transient voltage suppressor (TVS) diode placed across the preamplifier inputs. The TPD1E1B04 TVS was selected due to low capacitance and the 6.4-V clamping voltage does not clamp the desired low amplitude vibration signals. Resistors R14 and R15 limit current flow into the amplifier inputs in the event that the internal protection diodes of the amplifier are forward-biased.

8.2.1.2.3 Gain

R7, R8, and R9 determines the gain of the preamplifier circuit. The gain of the circuit is shown in Equation 6:

$$A_{V} = 1 + \frac{R_{7} + R_{9}}{R_{8}} = 10 \text{ V/V}$$
(6)

Resistors R7 and R9 are selected with a value of 2 k Ω to avoid loading the output of the OPA1678 and producing distortion. The value of R8 is then calculated in Equation 7:

$$R_8 = \frac{R_7 + R_9}{A_V - 1} = \frac{2 \ k\Omega + 2 \ k\Omega}{10 - 1} = 444.4 \ \Omega \to 442 \ \Omega$$
(7)

Capacitors C3 and C4 limit the bandwidth of the circuit so that signals outside the audio bandwidth are not amplified. The corner frequency produced by capacitors C3 and C4 is shown in Equation 8. This corner frequency must be above the desired –3-dB bandwidth point to avoid attenuating high-frequency audio signals.

$$C_{3} = C_{4} = C_{FB}$$

$$C_{FB} \le \frac{1}{2 \cdot \pi \cdot F_{-3dB} \cdot R_{7/9}} \le \frac{1}{2 \cdot \pi \cdot 20 \text{ kHz} \cdot 2 \text{ k}\Omega} \le 3.98 \text{ nF}$$
(8)

C3 and C4 are 390-pF capacitors, which places the corner frequency approximately 1 decade above the desired –3-dB bandwidth point. Capacitors C3 and C4 must be NP0 or C0G type ceramic capacitors or film capacitors. Other ceramic dielectrics, such as X7R, are not suitable for these capacitors and produce distortion.

Copyright © 2022 Texas Instruments Incorporated



8.2.1.2.4 Output Network

The audio signal is ac-coupled onto the microphone signal lines through capacitors C5 and C6. The value of capacitors C5 and C6 are determined by the low-frequency design requirements and the input impedance of the microphone preamplifier that connect to the output of the circuit. Equation 9 shows an approximation of the capacitor value requirements, and neglects the effects of R10, R11, R12, and R13 on the frequency response. The microphone preamplifier input impedance (R_{IN} MIC) uses a typical value of 4.4 k Ω for the calculation.

$$C_{5} = C_{6} = C_{OUT}$$

$$C_{OUT} \ge \frac{2}{2 \cdot \pi \cdot R_{IN_MIC} \cdot 20 \text{ Hz}} \ge \frac{2}{2 \cdot \pi \cdot 4.4 \text{ k}\Omega \cdot 20 \text{ Hz}} \ge 3.6 \text{ }\mu\text{F}$$
(9)

For simplicity, the same 22-µF capacitors selected for the power supply filtering are selected for C5 and C6 to satisfy Equation 9. At least 50-V rated capacitors must be used for C5 and C6. If polarized capacitors are used, the positive terminal must be oriented towards the microphone preamplifier. Resistors R10 and R11 isolate the op amp outputs from the capacitance of long cables that can cause instability. R12 and R13 discharge ac-coupling capacitors C4 and C5 when phantom power is removed.

8.2.1.3 Application Curves

The frequency response of the preamplifier circuit is shown in Figure 8-3. The –3-dB frequencies are 15.87 Hz and 181.1 kHz, which meet the design requirements. The gain within the passband of the circuit is 18.9 dB, slightly less than the design goal of 20 dB. The reduction in gain is a result of the voltage division between the output resistors of the piezo preamplifier circuit and the input impedance of the microphone preamplifier. The A-weighted noise of the circuit (referred to the input) is 842.2 nV_{RMS} or –119.27 dBu.




Figure 8-3. Frequency Response of the Preamplifier Circuit for a 8-nF Piezo Element



8.2.2 Phono Preamplifier for Moving Magnet Cartridges

The noise and distortion performance of the OPA167x family of amplifiers is exceptional in applications with high source impedances, which makes these devices a viable choice in preamplifier circuits for moving magnet (MM) phono cartridges. Figure 8-4 shows a preamplifier circuit for MM cartridges with 40 dB of gain at 1 kHz.




Figure 8-4. Phono Preamplifier for Moving Magnet Cartridges (Single-Channel Shown)

8.2.3 Single-Supply Electret Microphone Preamplifier

The preamplifier circuit shown in Figure 8-5 operates the OPA1678 as a transimpedance amplifier that converts the output current from the electret microphone internal JFET into a voltage. Resistor R4 determines the gain of the circuit. Resistors R2 and R3 bias the input voltage to half the power supply voltage for proper functionality on a single-supply.





Figure 8-5. Single-Supply Electret Microphone Preamplifier



8.2.4 Composite Headphone Amplifier

Figure 8-6 shows the BUF634A buffer inside the feedback loop of the OPA1678 to increase the available output current for low-impedance headphones. If the BUF634A is used in wide-bandwidth mode, no additional components besides the feedback resistors are required to maintain loop stability.





8.2.5 Differential Line Receiver With AC-Coupled Outputs

Figure 8-7 shows the OPA1678 used as an integrator that drives the reference pin of the INA1650, which forces the output dc voltage to 0 V. This configuration is an alternative to large ac-coupling capacitors that can distort at high output levels. The low input bias current and low input offset voltage of the OPA1678 make the device an excellent choice for integrator applications.




Figure 8-7. Differential Line Receiver With AC-Coupled Outputs



8.3 Power Supply Recommendations

The OPA167x devices are specified for operation from 4.5 V to 36 V (± 2.25 V to ± 18 V); many specifications apply from -40° C to $+85^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in *Section 6.8*. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1-µF capacitors are adequate.

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Physically separate digital and analog grounds, observing the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 8-8, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

8.4.1.1 Power Dissipation

The OPA167x series op amps are capable of driving $2-k\Omega$ loads with a power-supply voltage up to ±18 V and full operating temperature range. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA167x series op amps improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.



8.4.2 Layout Example




Figure 8-8. Operational Amplifier Board Layout for Noninverting Configuration



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice[®] for TI

PSpice[®] for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

9.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI[™] simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA[™] software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

9.1.1.3 DIP-Adapter-EVM

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount devices. Connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits. The DIP-Adapter-EVM kit supports the following industry-standard packages: D or U (SOIC-8), PW (TSSOP-8), DGK (VSSOP-8), DBV (SOT-23-6, SOT-23-5 and SOT-23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6).

9.1.1.4 DIYAMP-EVM

The DIYAMP-EVM is a unique evaluation module (EVM) that provides real-world amplifier circuits, enabling the user to quickly evaluate design concepts and verify simulations. This EVM is available in three industry-standard packages (SC70, SOT23, and SOIC) and 12 popular amplifier configurations, including amplifiers, filters, stability compensation, and comparator configurations for both single and dual supplies.

9.1.1.5 TI Reference Designs

TI reference designs are analog solutions created by TI's precision analog applications experts. TI reference designs offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI reference designs are available online at https://www.ti.com/reference-designs.

9.1.1.6 Filter Design Tool

The filter design tool is a simple, powerful, and easy-to-use active filter design program. The filter design tool allows the user to create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the Design tools and simulation web page, the filter design tool allows the user to design, optimize, and simulate complete multistage active filter solutions within minutes.

Copyright © 2022 Texas Instruments Incorporated



9.2 Documentation Support

9.2.1 Related Documentation

The following documents are relevant to using the OPA167x, and are recommended for reference. All are available for download at www.ti.com unless otherwise noted.

- · Texas Instruments, Source resistance and noise considerations in amplifiers technical brief
- Burr Brown, Single-Supply Operation of Operational Amplifiers application bulletin
- Burr Brown, Op Amp Performance Analysis application bulletin
- Texas Instruments, Compensate Transimpedance Amplifiers Intuitively application report
- Burr Brown, Tuning in Amplifiers application bulletin
- Burr Brown, Feedback Plots Define Op Amp AC Performance application bulletin
- · Texas Instruments, Active Volume Control for Professional Audio precision design

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TINA-TI[™] and TI E2E[™] are trademarks of Texas Instruments. TINA[™] is a trademark of DesignSoft, Inc. PSpice[®] is a registered trademark of Cadence Design Systems, Inc. All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1677DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	O1677	Samples
OPA1677DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	O1677	Samples
OPA1677DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP1677	Samples
OPA1678IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	1AW7	Samples
OPA1678IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	1AW7	Samples
OPA1678IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1678	Samples
OPA1678IDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OP1678	Samples
OPA1678IDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OP1678	Samples
OPA1679IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1679	Samples
OPA1679IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1679	Samples
OPA1679IRUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1679	Samples
OPA1679IRUMT	ACTIVE	WQFN	RUM	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1679	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA1679 :

• Automotive : OPA1679-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	.l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1677DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA1677DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA1677DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1678IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1678IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1678IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1678IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1678IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1678IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1679IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA1679IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA1679IRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA1679IRUMT	WQFN	RUM	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

27-Dec-2024



All dimensions are nominal	1						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1677DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA1677DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
OPA1677DR	SOIC	D	8	3000	356.0	356.0	35.0
OPA1678IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
OPA1678IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
OPA1678IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA1678IDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA1678IDRGR	SON	DRG	8	3000	346.0	346.0	33.0
OPA1678IDRGT	SON	DRG	8	250	210.0	185.0	35.0
OPA1679IDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA1679IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
OPA1679IRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
OPA1679IRUMT	WQFN	RUM	16	250	210.0	185.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA



E. JEDEC MO-229 package registration pending.



DRG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DRG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



RUM 16


4 x 4, 0.65 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





MECHANICAL DATA

PLASTIC QUAD FLATPACK




C. QFN (Quad Flatpack No-Lead) package configuration.


RUM (S-PQFP-N16)

- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-220 variation WGGC-3.



RUM (S-PWQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD THERMAL INFORMATION This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. **PIN 1 INDICATOR** C 0.30 1 4 - Exposed Thermal Pad 16







IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated