

SN74AHC139 Dual 2- to 4-Bit Decoders/Demultiplexers

1 Features

- Operating range 2V to 5.5V
- Designed specifically for high-speed memory decoders and data-transmission systems
- Incorporate two enable inputs to simplify cascading or data reception
- Latch-up performance exceeds 250mA per JESD 17
- ESD protection exceeds JESD 22:
 - 2000V human-body model (A114-A)
 - 1000V charged-device model (C101)

2 Description

The SN74AHC139 are dual 2-line to 4-line decoders/ demultiplexers designed for 2V to 5.5V V_{CC} operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.


Package Information									
PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾							
D (SOIC, 16)	9.90 mm × 6mm	9.90 mm × 3.90 mm							
DB (SSOP, 16)	6.20 mm × 7.8mm	6.20 mm × 5.30 mm							
N (PDIP, 16)	19.31 mm × 9.4mm	19.31 mm × 6.35 mm							
NS (SOP, 16)	5mm × 6.4mm	5mm × 4.4mm							
PW (TSSOP, 16)	5.00 mm × 6.4mm	5.00 mm × 4.40 mm							
DGV (TVSOP, 16)	3.6mm × 6.4mm	3.6mm × 4.4mm							
RGY (VQFN, 16)	4mm × 3.5mm	4mm × 3.5mm							
	PACKAGE ⁽¹⁾ D (SOIC, 16) DB (SSOP, 16) N (PDIP, 16) NS (SOP, 16) PW (TSSOP, 16) DGV (TVSOP, 16)	D (SOIC, 16) 9.90 mm × 6mm DB (SSOP, 16) 6.20 mm × 7.8mm N (PDIP, 16) 19.31 mm × 9.4mm NS (SOP, 16) 5mm × 6.4mm PW (TSSOP, 16) 5.00 mm × 6.4mm DGV (TVSOP, 16) 3.6mm × 6.4mm							

. . _ .

For more information, see Section 10. (1)

(2)The package size (length × width) is a nominal value and includes pins, where applicable

(3) The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages. Logic Diagram, Each Gate (Positive Logic)



Table of Contents

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	
4.1 Absolute Maximum Ratings	4
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	4
4.4 Thermal Information	5
4.5 Electrical Characteristics	5
4.6 Switching Characteristcs, V _{CC} = 3.3 V ± 0.3 V	5
4.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	6
4.8 Operating Characteristics	6
5 Parameter Measurement Information	
6 Detailed Description	8
6.1 Overview	
6.2 Functional Block Diagram	8
6.3 Feature Description	

6.4 Device Functional Modes	9
7 Application and Implementation	10
7.1 Application Information	10
7.2 Typical Application	
7.3 Power Supply Recommendations	13
7.4 Layout	13
8 Device and Documentation Support	15
8.1 Documentation Support	15
8.2 Receiving Notification of Documentation Update	es15
8.3 Support Resources	15
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	15
8.6 Glossary	15
9 Revision History	15
10 Mechanical, Packaging, and Orderable	
Information	16



3 Pin Configuration and Functions

		U		
1 <u>G</u>	1	-	16	Vcc
1A [2] V _{CC}] 2 <u>G</u>
1B [3		14	2A
1Y0 [4			2B
1Y1 [5		12	2Y0
1Y2 [6		11	2Y1
1Y3 [7		10	2 Y2
GND	8		9	2Y3
				I

Figure 3-1. SN74AHC139 D, DB, DGV, N, NS, or PW Package (Top View)




Figure 3-2. SN74AHC139 RGY Package (Top View)

Table 3-1. Pin Functions

PIN			
NAME	D, DB, DGV, N, NS, PW, RGY	TYPE ⁽¹⁾	DESCRIPTION
NC	—	I	Output enable input 1, active low
1G	1	I	Input for channel 1
1A	2	I	Input for channel 2
1B	3	I	Input for channel 3
1Y0	4	I	Input for channel 4
NC	_	I	Input for channel 5
1Y1	5	I	Input for channel 6
1Y2	6	I	Input for channel 7
1Y3	7	I	Input for channel 8
GND	8	G	Ground
NC	_	0	Output for channel 8
2Y3	9	0	Output for channel 7
2Y2	10	0	Output for channel 6
2Y1	11	0	Output for channel 5
2Y0	12	0	Output for channel 4
NC	_	0	Output for channel 3
2B	13	0	Output for channel 2
2A	14	0	Output for channel 1
2 G	15	I	Output enable input 2, active low
V _{CC}	16	Р	Positive supply

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
V _I ⁽²⁾	Input voltage		-0.5	7	V
V ₀ ⁽²⁾	Output voltage		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V_{CC} or GND			±75	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

	•			
			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	V
V (ESD)	Liechostalic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101	±1000	v

4.3 Recommended Operating Conditions

			SN54AH0	C139	SN74AH0	2139	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 3V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
V _{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V
		V _{CC} = 2 V		-50		-50	
I _{OH}	High-level output current	V _{CC} = 3.3 V ± 0.3 V		-4		-4	mA
		V _{CC} = 5 V ± 0.5 V		-8		-8	
		V _{CC} = 2 V		50		50	
I _{OL}	Low-level output current	V _{CC} = 3.3 V ± 0.3 V		4		4	mA
		V _{CC} = 5 V ± 0.5 V		8		8	
Δt/Δv	Input Transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100		100	ns/V
ΔυΔν	Input Transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20		20	IIS/V
T _A	Operating free-air temperature		-55	125	-40	125	°C



4.4 Thermal Information

		SN74AHC139							
THERMAL METRIC ⁽¹⁾		D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
	16								
R _{θJA}	Junction-to-ambient thermal resistance	73	82	120	67	64	135.9	52.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.

4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

				/		T _A = -40°C 1	O 85°C	T _A = -40°C T	O 125°C	
PARAMETER	TEST CONDITIONS	V	т	_A = 25°C		SN74AHC139		Recommended		UNIT
PARAMETER	TEST CONDITIONS	V _{cc}				3N/4AR	5139	SN74AHC139		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		
V _{OH}	I _{OH} = –50 μA	3 V	2.9	3		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		V
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = –8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1	V
	I _{OH} = 4 mA	3 V			0.36		0.44		0.5	
	I _{OH} = 8 mA	4.5 V			0.36		0.44		0.5	
li .	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			4		40		40	μA
Ci	V _I = V _{CC} or GND	5 V		2	10		10			pF

4.6 Switching Characteristcs, V_{CC} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 5-1)

						T _A = -40 85°		T _A = -40 125			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	-		05	C	Recomn	UNIT		
	(INPOT)	(001201)	CAPACITANCE				SN74AHC139		SN74AHC139		
			TYP	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	A or P	Y	V	C _L = 15 pF	7.2 ⁽¹⁾	11 ⁽¹⁾	1	13	1	13	ns
t _{PHL}	A or B	T T		7.2 ⁽¹⁾	11 ⁽¹⁾	1	13	1	13	115	
t _{PLH}	G	Y	C _L = 15 pF	6.4 ⁽¹⁾	9.2 ⁽¹⁾	1	11	1	11	ns	
t _{PHL}	G	T T		6.4 ⁽¹⁾	9.2 ⁽¹⁾	1	11	1	11	115	
t _{PLH}	A or P	Y	C _L = 50 pF	9.7	14.5	1	16.5	1	16.5	n 0	
t _{PHL}	A or B	A OF B Y	C _L = 50 pr	9.7	14.5	1	16.5	1	16.5	ns	
t _{PLH}	G	Y	0 - 50 - 5	8.9	12.7	1	14.5	1	14.5	n 0	
t _{PHL}	G	T T	C _L = 50 pF	8.9	12.7	1	14.5	1	14.5	ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

4.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 5-1)

						$T_{A} = -40$	ос то	T _A = -40°C	TO 125°C		
PARAMETER	FROM	то	LOAD	T _A = 2	T _A = 25°C		°C	Recomm	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE				SN74AHC139		SN74AHC139		
				TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A as P	Y	N 0 15 5	5 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1	8.5		
t _{PHL}	A or B	AUD	ř	C _L = 15 pF	5 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1	8.5	ns
t _{PLH}	-	G	Y	C _L = 15 pF	4.4 ⁽¹⁾	6.3 <mark>(1)</mark>	1	7.5	1	7.5	
t _{PHL}	G	ř	CL = 15 pr	4.4 ⁽¹⁾	6.3 <mark>(1)</mark>	1	7.5	1	7.5	ns	
t _{PLH}	A or P	Y	C _L = 50 pF	6.5	9.5	1	10.5	1	10.5	ns	
t _{PHL}	A or B	T	CL - 50 pr	6.5	9.5	1	10.5	1	10.5	115	
t _{PLH}	G	Y	Y 0 50 5	5.9	8.3	1	9.5	1	9.5		
t _{PHL}	G	T	C _L = 50 pF	5.9	8.3	1	9.5	1	9.5	ns	


4.8 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST	CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	13	pF



5 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

The SN74AHC139 is a high speed silicon gate CMOS decoder well suited to memory address decoding or data routing applications. It contains two 2:4 decoders.

Each channel of the SN74AHC139 has two address select inputs (A1 and A0). The circuit functions as a normal one-of-four decoder.

One strobe input (\overline{G}) is provided for each channel to simplify cascading and to facilitate demultiplexing. When the input strobe for a channel is active, that channel's outputs are forced into the high state.

The demultiplexing function is accomplished by first using the select inputs to choose the desired output, and then using the strobe input as the data input.

The outputs for the SN74AHC139 are normally high, and low when selected.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram, Each Gate (Positive Logic)

6.3 Feature Description

6.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.



6.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10k\Omega$ resistor, however, is recommended and will typically meet all requirements.

6.4 Device Functional Modes

	INPUTS1		OUTPUT2							
G	SEL	ЕСТ	YO	Y1	Y2	240				
G	A1	A0		TI	12	Y3				
Н	Х	Х	Н	Н	Н	Н				
L	L	L	L	Н	Н	Н				
L	L	Н	Н	L	Н	Н				
L	Н	L	Н	Н	L	Н				
L	Н	Н	Н	Н	Н	L				

Function Table (each channel)

1. L = Low; H = High; X = Don't care

2. L = Driving low; H = Driving high



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The SN74AHC139 device is used to control multiple devices that operate on a shared data bus. A decoder allows a binary encoded input to activate only one of the device's outputs. This makes this device an excellent choice for solid state memory applications where multiple devices have to be read or written to with a limited number of GPIO pins used on the system controller. The decoder is used to activate the chip select (CS) input to the selected memory device, and the controller can then read or write from that device alone when using a shared bus.

7.2 Typical Application




Figure 7-1. Typical Application Block Diagram



7.2.1 Design Requirements

7.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC139 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC139 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74AHC139 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74AHC139 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices*.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.



7.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC139 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10k Ω resistor value is often used due to these factors.

The SN74AHC139 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

7.2.1.3 Output Considerations


The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.





7.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74AHC139 to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V_{CC} / I_{O(max)})Ω. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

7.2.3 Application Curve




Figure 7-2. Application Timing Diagram

7.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.4 Layout

7.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

Copyright © 2024 Texas Instruments Incorporated



7.4.2 Layout Example




Figure 7-3. Example Layout for the SN74AHC139



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Understanding Schmitt Triggers
- Texas Instruments, Implications of Slow or Floating CMOS Inputs
- Texas Instruments, CMOS Power Consumption and Cpd Calculation
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision L (June 2013) to Revision M (July 2024)	Page
•	Deleted machine model from <i>Features</i> section	1
•	Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, I	Device
	Functional Modes, Application and Implementation section, Device and Documentation Support section	, and
	Mechanical, Packaging, and Orderable Information section	1
•	Updated thermal values for RθJA: PW = 108 to 135.9, RGY = 39 to 52.9, all values in °C/W	5

С	hanges from Revision K (March 2003) to Revision L (June 2013)	Page
•	Extended operating temperature range to 125°C	4



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	0	Pins	0	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHC139D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125	AHC139	
SN74AHC139DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139	Samples
SN74AHC139N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC139N	Samples
SN74AHC139NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139	Samples
SN74AHC139PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125	HA139	
SN74AHC139PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA139	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC139 :

Automotive : SN74AHC139-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC139DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC139DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC139DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC139NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC139RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AHC139RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC139DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHC139DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74AHC139DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC139NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74AHC139PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AHC139PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74AHC139RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0
SN74AHC139RGYR	VQFN	RGY	16	3000	360.0	360.0	36.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Æ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated