



Support & training



SR74AHCT138Q-Q1 SGDS022B – FEBRUARY 2002 – REVISED MARCH 2024

SN74AHCT138Q-Q1 Automotive 3-Line to 8-Line Decoders/Demultiplexers

1 Features

- Qualified for Automotive Applications
- EPIC (Enhanced-Performance Implanted CMOS)
 Process
- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250mA Per JESD
 17
- ESD Protection Exceeds 2000V Per MIL-STD-833, Method 3015

2 Description


The SN74AHCT138Q 3-line to 8-line decoder/ demultiplexer is designed to be used in highperformance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

Package Information

	U		
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾
	BQB (WQFN, 16)	3.5mm x 2.5mm	3.5mm x 2.5mm
SN74AHCT138Q- Q1	D (SOIC, 16)	9.9mm x 6mm	9.9mm x 3.9mm
	PW (TSSOP, 16)	5.00mm x 6.4mm	5.00mm x 4.40mm

(1) For more information, see Section 10.

- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)




Table of Contents


	Features Description	
	Pin Configuration and Functions	
4	Specifications	
	4.1 Absolute Maximum Ratings	4
	4.2 ESD Ratings	
	4.3 Recommended Operating Conditions	4
	4.4 Thermal Information	5
	4.5 Electrical Characteristics	5
	4.6 Switching Characteristics	5
	4.7 Operating Characteristics	5
5	Parameter Measurement Information	6
6	Detailed Description	7
	6.1 Overview	7
	6.2 Functional Block Diagram	7
	6.3 Device Functional Modes	7

7 Application and Implementation	8
7.1 Application Information	
7.2 Power Supply Recommendations	
7.3 Layout	
8 Device and Documentation Support	
8.1 Documentation Support	
8.2 Related Links	
8.3 Receiving Notification of Documentation Updates	
8.4 Support Resources	11
8.5 Trademarks	
8.6 Electrostatic Discharge Caution	11
8.7 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	12



3 Pin Configuration and Functions





D or PW Package, 16-Pin SOIC or TSSOP (Top View)

	PIN	I/O ⁽¹⁾	DESCRIPTION
NAME	SOIC, TSSOP, WQFN	- 1/0(.)	DESCRIPTION
A	1	I	Select input A (least significant bit)
В	2	I	Select input B
С	3	I	Select input C (most significant bit)
G2A	4	I	Active low enable A
G2B	5	I	Active low enable B
G1	6	I	Active high enable
GND	8	—	Ground
NC	—	—	No internal connection
V _{CC}	16	_	Supply voltage
Y0	15	0	Output 0 (least significant bit)
Y1	14	0	Output 1
Y2	13	0	Output 2
Y3	12	0	Output 3
Y4	11	0	Output 4
Y5	10	0	Output 5
Y6	9	0	Output 6
Y7	7	0	Output 7 (most significant bit)
Thermal pa	d ⁽²⁾	The therm signal or s	al pad can be connected to GND or left floating. Do not connect to any other supply.

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, G = Ground.

(2) WBQB package only.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	Output voltage range		-0.5V	V _{CC} + 0.5	V
I _{IK}	Input clamp current ⁽²⁾	V ₁ < 0		-20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or	GND		±75	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

			VALUE	UNIT	
V _{(I}	ESD) Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-8	
I _{OL}	Low-level output current		8	
Δt/Δv	Input transition rise or fall time		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).



4.4 Thermal Information

		SI	N74AHCT138C	I-Q1	
	THERMAL METRIC ⁽¹⁾	BQB (WQFN)	D (SOIC)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	105.6	73	135.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{cc}	т	_A = 25°C		MIN	МАХ	UNIT
FARAMETER	TEST CONDITIONS	▼cc	MIN	ТҮР	MAX		MAA	UNIT	
V _{OH}	I _{OH} = -50μA		4.5V	4.4	4.5		4.4		V
VOH	I _{OH} = -8mA		4.50	3.94			3.8		v
V	Ι _{ΟL} = 50μΑ	4.5V			0.1		0.1	V	
V _{OL}	I _{OL} = 8mA	4.50		C			0.5	v	
I _I	V _I = 5.5V or GND	0 V to 5.5 V			±0.1		± 1	μΑ	
I _{CC}	V _I = V _{CC} or GND,	I _O = 0	5.5V			4		40	μA
Δ_{ICC} 1	One input at 3.4 V, Other inputs at V_{CC} or GND		5.5V			1.35		1.5	mA
C _i	$V_I = V_{CC}$ or GND	$V_{I} = V_{CC}$ or GND			2	10			pF

1. This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0V or V_{CC} .

4.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5V ± 0.5V (unless otherwise noted) See Load Circuit and Voltage Waveforms

PARAMETER	FROM	то	LOAD	•	T _A = 25°C		MIN	MAY	
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	MAX	UNIT
t _{PLH}	A, B, C	Any Y	C _L = 15 pF		7.6	10.4	1	12	no
t _{PHL}	А, В, С	Ally f			7.6	10.4	1	12	ns
t _{PLH}	G1	Any Y	C _L = 15 pF		6.6	9.1	1	10.5	nc
t _{PHL}	GI	Ally f			6.6	9.1	1	10.5	ns
t _{PLH}	G2A, G2B	Any V	C _L = 15 pF		7	9.6	1	11	20
t _{PHL}	GZA, GZD	B Any Y			7	9.6	1	11	ns
t _{PLH}		Any Y	$C_{-} = 50 \text{ pc}$		8.1	11.4	1	13	20
t _{PHL}	A, B, C	Ally f	C _L = 50 pF		8.1	11.4	1	13	ns
t _{PLH}	G1	Any Y	C _L = 50 pF		7.1	10.1	1	11.5	ns
t _{PHL}	GI	Ally f	CL - 50 pr		7.1	10.1	1	11.5	115
t _{PLH}	G2A, G2B	Any V	$C_{1} = 50 \text{ pc}$		7.5	10.6	1	12	no
t _{PHL}	GZA, GZB	Any Y	C _L = 50 pF		7.5	10.6	1	12	ns

4.7 Operating Characteristics


V_{CC} = 5V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1MHz	14	pF

Copyright © 2024 Texas Instruments Incorporated



5 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- C. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω , t_f \leq 3ns, t_f \leq 3ns.
- E. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load Circuit and Voltage Waveforms




6 Detailed Description

6.1 Overview

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

6.2 Functional Block Diagram

Logic Symbols (Alternatives)



6.3 Device Functional Modes

Table 6-1. Function Table

		INP	UTS			OUTPUTS							
E	ENABLE			SELECT									
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	н	Н	Н	н	Н	Н
Х	Х	н	X	Х	Х	н	н	н	н	н	н	н	Н
L	Х	X	X	Х	Х	н	н	н	н	н	н	н	Н
Н	L	L	L	L	L	L	н	н	н	н	н	н	Н
н	L	L	L	L	н	н	L	н	н	н	н	н	н
н	L	L	L	н	L	н	н	L	н	н	н	н	н
н	L	L	L	н	н	н	н	н	L	н	н	н	н
Н	L	L	н	L	L	н	н	н	Н	L	н	н	Н
н	L	L	н	L	Н	н	н	н	н	н	L	н	Н
н	L	L	н	н	L	н	н	н	н	н	н	L	н
Н	L	L	н	н	Н	н	н	н	Н	н	н	н	L



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information




Figure 7-1. 24-Bit Decoding Scheme






Figure 7-2. 32-Bit Decoding Scheme

7.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 4.3.*

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. A 0.1µF bypass capacitor is recommended to be placed close to the V_{CC} terminal. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise; 0.1μ F and 1μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

7.3 Layout

7.3.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace (resulting in the reflection). It is a given that not all PCB traces can be straight, and so they have to turn corners. Figure 7-3 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

```
Copyright © 2024 Texas Instruments Incorporated
```



7.3.2 Layout Example




Figure 7-3. Example Layout for the SN74AHCT138Q-Q1



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

8.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links										
PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
SN74AHCT138Q-Q1	Click here	Click here	Click here	Click here	Click here					

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2002) to Revision B (March 2024)

Copyright © 2024 Texas Instruments Incorporated

Page



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
(1)		Drawing		Qty	(2)		(3)		(4/5)	
	TSSOP	D\\/	16	2000	Pous & Groon		Lovel 1 260C LINUIM	40 to 125		
ACTIVE	1330F	F VV	10	2000	Kuns & Gleen	NIFDAU		-40 10 125	TIBTSOQ	Samples
ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AT138Q	Samplas
										Samples
ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT138Q	Samples
										1
ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHT138Q	Samples
	(1) ACTIVE ACTIVE ACTIVE	(1)TSSOPACTIVETSSOPACTIVEWQFNACTIVESOIC	(1)DrawingACTIVETSSOPPWACTIVEWQFNBQBACTIVESOICD	(1)DrawingACTIVETSSOPPW16ACTIVEWQFNBQB16ACTIVESOICD16	(1)DrawingQtyACTIVETSSOPPW162000ACTIVEWQFNBQB163000ACTIVESOICD162500	(1)DrawingQty(2)ACTIVETSSOPPW162000RoHS & GreenACTIVEWQFNBQB163000RoHS & GreenACTIVESOICD162500RoHS & Green	(1)DrawingQty(2)Ball material (6)ACTIVETSSOPPW162000RoHS & GreenNIPDAUACTIVEWQFNBQB163000RoHS & GreenNIPDAUACTIVESOICD162500RoHS & GreenNIPDAU	(1) Drawing Qty (2) Ball material (3) ACTIVE TSSOP PW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM ACTIVE WQFN BQB 16 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM	(1)DrawingQty(2)Ball material (6)(3)(3)ACTIVETSSOPPW162000RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125ACTIVEWQFNBQB163000RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125ACTIVESOICD162500RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125	(1)DrawingQtyQty(2)Ball material (6)(3)(1)(1)(4/5)ACTIVETSSOPPW162000RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125HB138QACTIVEWQFNBQB163000RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125AT138QACTIVESOICD162500RoHS & GreenNIPDAULevel-1-260C-UNLIM-40 to 125AHCT138Q

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT138QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CAHCT138QWBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AHCT138QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

30-May-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT138QPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
CAHCT138QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AHCT138QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

BQB 16


GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






BQB0016B

PACKAGE OUTLINE WQFN - 0.8 mm max height

INDSTNAME



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated