





SN74AHCT367

SCLS418I - JUNE 1998 - REVISED JULY 2024

SN74AHCT367 Hex Buffer and Line Driver with 3-State Output

1 Features

Texas

INSTRUMENTS

- Inputs are TTL-voltage compatible
- True outputs
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
- 2000V human-body model
 - 2000V charged-device model

2 Applications

- Telecom Infrastructure
- TVs
- Set Top Boxes
- Network Switches
- Wireless Infrastructure
- Electronic Points of Sale

10E 1A1 To Three Other Channels


3 Description

The SN74AHCT367 device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾					
	D (SOIC, 16)	9.9mm × 6mm	9.9mm x 3.90mm					
SN74AHCT367	DB (SSOP, 16)	6.2mm × 7.8mm	6.2mm x 5.30mm					
SIN/4AHC130/	DGV (TVSOP, 16)	3.6mm × 6.4mm	3.6mm x 4.4mm					
	PW (TSSOP, 16)	5mm × 6.4mm	5.00mm x 4.40mm					

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.








Table of Contents

1 Features1
2 Applications 1
3 Description1
4 Pin Configuration and Functions
5 Specifications4
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings4
5.3 Recommended Operating Conditions4
5.4 Thermal Information5
5.5 Electrical Characteristics5
5.6 Switching Characteristics5
5.7 Noise Characteristics6
5.8 Operating Characteristics
5.9 Typical Characteristics6
6 Parameter Measurement Information7
7 Detailed Description8
7.1 Overview8
7.2 Functional Block Diagram8

	_
7.3 Feature Description	
7.4 Device Functional Modes	8
8 Application and Implementation	9
8.1 Application Information	9
8.2 Typical Application	
8.3 Power Supply Recommendations	10
8.4 Layout	10
9 Device and Documentation Support	
9.1 Documentation Support	12
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	12
9.4 Trademarks	. 12
9.5 Electrostatic Discharge Caution	12
9.6 Glossary	
10 Revision History	12
11 Mechanical, Packaging, and Orderable	
Information	. 13



4 Pin Configuration and Functions




Figure 4-1. D, DB, DGV, or PW Package; 16-Pin SOIC, SSOP, TVSOP, or TSSOP (Top View)

	PIN	TYPE	DECODUCTION
NO.	NAME	ТҮРЕ	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1A1	I	1A1 Input
3	1Y1	0	1Y1 Output
4	1A2	I	1A2 Input
5	1Y2	0	1Y2 Output
6	1A3	I	1A3 Input
7	1Y3	0	1Y3 Output
8	GND		Ground Pin
9	1Y4	0	1Y4 Output
10	1A4	I	1A4 Input
11	2Y1	0	2Y1 Output
12	2A1	I	2A1 Input
13	2Y2	0	2Y2 Output
14	2A2	I	2A2 Input
15	2 OE	I	Output Enable 2
16	V _{CC}	_	Power Pin

Table 4-1. Pin Functions



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾		7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±75	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 5.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
ľ	V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		SN74AHC1	UNIT	
		MIN MAX		UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
VIL	Low-level Input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{ОН}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



5.4 Thermal Information

			SN74AHCT367				
	THERMAL METRIC ⁽¹⁾	D	DB	DGV	PW	UNIT	
			16 F	PINS			
R _{θJA}	Junction-to-ambient thermal resistance	93.8	103.9	124.5	135.9		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.7	54.3	49.8	70.3		
R _{θJB}	Junction-to-board thermal resistance	50.9	54.6	56.2	81.3	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	20.8	14.3	5.8	22.5	C/W	
Ψ _{JB}	Junction-to-board characterization parameter	50.7	54.0	55.7	80.8		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	TA	= 25°C		–40°C to	85°C	-40°C to 12	25°C	UNIT
FARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V	I _{OH} = –50 μA	4.5 V	4.4	4.5		4.4		4.4		V
V _{OH}	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		v
M	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
V _{OL}	I _{OH} = 8 mA	4.5 V			0.36		0.44		0.44	v
I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1 ⁽¹⁾		±1 ⁽¹⁾		±1	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$ $V_{I} (\overline{OE}) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μA
I _{CC}	$V_1 = V_{CC}$ or GND, $I_0 = 0$	5.5 V			4		40		40	μA
ΔI _{CC} ⁽²⁾	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		2.5	10		10		10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		5						pF

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$. (2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC} .

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T _A = 25	5°C	–40°C to	85°C	–40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A	Y	C ₁ = 15 pF	2.5 ⁽¹⁾	4.8 ⁽¹⁾	1	6.5	1	8.5	ns
t _{PHL}		1	0L = 15 pi	2.5 ⁽¹⁾	4.8 ⁽¹⁾	1	6.5	1	8.5	115
t _{PZH}	OE	Y	C _L = 15 pF	3.5 ⁽¹⁾	8 ⁽¹⁾	1	9.5	1	9	ns
t _{PZL}		T	0L = 15 pF	2.8 ⁽¹⁾	7 ⁽¹⁾	1	8.5 <mark>(1)</mark>	1	8	115
t _{PHZ}	- OE	Y	C _L = 15 pF	3.1 ⁽¹⁾	8 ⁽¹⁾	1	9.5	1	9	20
t _{PLZ}			T	0L = 15 pF	2.8 ⁽¹⁾	7 ⁽¹⁾	1	8.5	1	8
t _{PLH}		Y	C ₁ = 50 pF	3.5	5.8	1	7.5	1	9.5	20
t _{PHL}	A	T	CL = 50 PF	3.3	5.8	1	7.5	1	9.5	ns
t _{PZH}	OE	Y	C ₁ = 50 pF	4.5	9	1	10.5	1	10	20
t _{PZL}	OE	T	CL = 50 PF	3.7	8	1	9.5	1	9	ns
t _{PHZ}	OE	Y	C = 50 pF	4.1	9	1	10.5	1	10	20
t _{PLZ}	UE	r	C _L = 50 pF	3.6	8	1	9.5	1	9	ns

On products compliant to MIL-PRF-38535, this parameter is not production tested. (1)



5.7 Noise Characteristics

 $V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C^{(1)}$

PARAMETER		SN74	UNIT		
	PARAMETER	MIN	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.7		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

5.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST C	CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	22	pF

5.9 Typical Characteristics





Figure 5-1. TPD vs Temperature, 50 pF Load



6 Parameter Measurement Information



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

The SN74AHCT367 device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device is organized as a dual 4-line and 2-line buffer/driver with active-low output-enable (1 \overline{OE} and 2 \overline{OE}) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
 - Inputs Accept V_{IH} levels of 2 V
- Slow edge rates minimize output ringing
- Inputs are TTL-Voltage compatible

7.4 Device Functional Modes

Table 7-1. Function Table (Each Buffer/Driver)

INP	UTS	OUTPUT				
ŌĒ	Α	Y				
Н	Х	Z				
L	Н	н				
L	L	L				



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

SN74AHCT367 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH}. This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 8-2 shows this type of translation.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Section 5.3 table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Section 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



8.2.3 Application Curves



8.3 Power Supply Recommendations

8.4 Layout

8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.



8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74AHCT367 in the PW Package



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links								
		TECHNICAL	TOOLS					

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHCT367	Click here	Click here	Click here	Click here	Click here	

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

С	hanges from Revision H (December 2014) to Revision I (July 2024)	Page
•	Deleted machine model from <i>Features</i> section	1
•	Updated packages and added package sizes to Package Information table	1
•	Updated structural layout of data sheet to current standards	1
•	Updated RθJA values: D = 85.1 to 93.8, PW = 111.5 to 135.9; Updated D and PW packages for RθJC(top),
	RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	5
•	Updated Layout Example figure	

Changes from Revision G (July 2003) to Revision H (December 2014)

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and



Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section1
Deleted Ordering Information table1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74AHCT367D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125	AHCT367	
SN74AHCT367DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT367	Samples
SN74AHCT367PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125	HB367	
SN74AHCT367PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HB367	Samples
SN74AHCT367PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB367	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

18-Dec-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT367DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT367DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT367DR	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74AHCT367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT367PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT367PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

19-Dec-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74AHCT367DBR	SSOP	DB	16	2000	356.0	356.0	35.0			
SN74AHCT367DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0			
SN74AHCT367DR	SOIC	D	16	2500	353.0	353.0	32.0			
SN74AHCT367DR	SOIC	D	16	2500	353.0	353.0	32.0			
SN74AHCT367DR	SOIC	D	16	2500	340.5	336.1	32.0			
SN74AHCT367PWR	TSSOP	PW	16	2000	353.0	353.0	32.0			
SN74AHCT367PWR	TSSOP	PW	16	2000	356.0	356.0	35.0			
SN74AHCT367PWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0			
SN74AHCT367PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0			

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated