

## SNx4AHCT541 Octal Buffers/Drivers With 3-State Outputs

### **1** Features


- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA per JESD 17
- ESD protection exceeds JESD 22
  - 2000V human-body model (A114-A)
  - 1000V charged-device model (C101)
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

### 2 Description

The 'AHCT541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

	Device Information										
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>								
	N (PDIP, 20)	24.33mm x 9.4mm	25.40 mm x 6.35mm								
	DB (SSOP, 20)	7.2mm × 7.8mm	7.50mm x 5.30mm								
	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm x 4.40mm								
SNx4AHCT541	DGV (TVSOP, 20)	5.00mm x 6.4mm	5.00mm x 4.40mm								
	DW (SOIC, 20)	12.80 mm × 10.3 mm	12.80 mm x 7.50 mm								
	J (CDIP, 20)	24.2mm x 7.62mm	24.2mm x 6.92mm								
	W (CFP, 20)	13.09mm x 8.13mm	13.09mm x 6.92mm								

- For more information, see Section 10. (1)
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



To Seven Other Channels

Logic Diagram, Each Flip-Flop (Positive Logic)





## **Table of Contents**

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	
4.4 Thermal Information	4
4.5 Electrical Characteristics	5
4.6 Switching Characteristics	5
4.7 Operating Characteristics	
5 Parameter Measurement Information	
6 Detailed Description	7
6.1 Overview	7
6.2 Functional Block Diagram	

6.3 Device Functional Modes	7
7 Application and Implementation	8
7.1 Power Supply Recommendations	8
7.2 Layout	8
8 Device and Documentation Support	9
8.1 Device and Documentation Support	9
8.2 Receiving Notification of Documentation Updates	
8.3 Support Resources	9
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	9
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 10



### **3 Pin Configuration and Functions**




Figure 3-1. SN54AHCT541 J or W Package; SN74AHCT541 DB, DW, N, NS, or PW Package; 20-Pin SSOP, SOIC, PDIP, SOP, or TSSOP (Top View)




Figure 3-2. SN54AHCT541 FK Package, 20-Pin LCCC (Top View)

PIN		1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	OE1	I	Output Enable 1	
2	A1	I	A1 Input	
3	A2	I	A2 Input	
4	A3	I	A3 Input	
5	A4	I	A4 Input	
6	A5	I	A5 Input	
7	A6	I	A6 Input	
8	A7	I	A7 Input	
9	A8	I	A8 Input	
10	GND	_	Ground	
11	Y8	0	Y8 Output	
12	Y7	0	Y7 Output	
13	Y6	0	Y6 Output	
14	Y5	0	Y5 Output	
15	Y4	0	Y4 Output	
16	Y3	0	Y3 Output	
17	Y2	0	Y2 Output	
18	Y1	0	Y1 Output	
19	OE2	I	Output Enable 2	
20	V <sub>CC</sub>	_	Power Pin	

#### Table 3-1. Pin Functions



### 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±75	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 4.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ES</sub>	SD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

#### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		SN54AHC	SN54AHCT541		T541	UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>ОН</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
Δt/Δv	Input transition rise or fall rate		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 4.4 Thermal Information

				SN74A	HCT541			
	THERMAL METRIC <sup>(1)</sup>		DGV (TVSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
			20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	87.2	92	81.1	69	60	116.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).



### **4.5 Electrical Characteristics**

			_			T <sub>A</sub> = -55°C TO 125°C			T <sub>A</sub> = -40°C TO 85°C		°C TO C	
PARAMETER	TEST CONDITIONS	Vcc	T.	<sub>A</sub> = 25°C		125	C	05 (		Recommended		UNIT
						SN54AH	CT541	SN74AH	CT541	SN74AHC	CT541	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	Ι <sub>ΟΗ</sub> = –50μΑ	4.5V	4.4	4.5		4.4		4.4		4.4		V
⊻он	I <sub>OH</sub> = –8mA	4.50	3.94			3.8		3.8		3.8		v
V <sub>OL</sub>	Ι <sub>ΟL</sub> = 50μΑ	4.5V			0.1		0.1		0.1		0.1	V
VOL	I <sub>OH</sub> = 8mA	4.50			0.36		0.44		0.44		0.44	v
l <sub>l</sub>	V <sub>1</sub> = 5.5V or GND	0V to 5.5V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
I <sub>CC</sub>	$V_1 = V_{CC} \text{ or }$ GND, $I_0 = 0$	5.5V			4		40		20		40	μΑ
$\Delta I_{CC}$ <sup>(2)</sup>	One input at 3.4V, Other inputs at $V_{CC}$ or GND	5.5V			1.35		1.5		1.5		1.5	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5V		2	10				10			pF
Co	$V_{O} = V_{CC}$ or GND	5V		4								pF

over operating free-air temperature range (unless otherwise noted)

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0V. (1)

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0V or V<sub>CC</sub>.

#### 4.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC} = 5V \pm 0.5V$  (unless otherwise noted) (see Figure 5-1)

					1040				T <sub>A</sub> = –55°C TO 125°C		ес то	T <sub>A</sub> = -40°C TO 125°C		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 2	5°C	125	C	85°	L I	Recomm	UNIT			
	(INPOT)	(001P01)	CAPACITANCE					SN54AH	CT541					
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>PLH</sub>	A	Y	C = 15 pE	4.1 <sup>(1)</sup>	6.0 <mark>(1)</mark>	1 <sup>(1)</sup>	6.5 <mark>(1)</mark>	1	6.5	1	6.5	20		
t <sub>PHL</sub>	A	r r	C <sub>L</sub> = 15pF	4.1 <sup>(1)</sup>	6.0 <mark>(1)</mark>	1 <sup>(1)</sup>	6.5 <mark>(1)</mark>	1	6.5	1	6.5	ns		
t <sub>PZH</sub>	OE	Y	C <sub>1</sub> = 15pF	5.0 <sup>(1)</sup>	7.0 <mark>(1)</mark>	1 <sup>(1)</sup>	8.0 <mark>(1)</mark>	1	8.0	1	8.0	ns		
t <sub>PZL</sub>	UE			5.0 <sup>(1)</sup>	7.0 <mark>(1)</mark>	1 <sup>(1)</sup>	8.0 <mark>(1)</mark>	1	8.0	1	8.0	115		
t <sub>PHZ</sub>	OE	Y	C <sub>1</sub> = 15pF	4.5 <sup>(1)</sup>	7.0 <mark>(1)</mark>	1 <sup>(1)</sup>	8.0 <mark>(1)</mark>	1	8.0	1	8.0	ns		
t <sub>PLZ</sub>	0L	1		4.5 <sup>(1)</sup>	7.0 <mark>(1)</mark>	1 <sup>(1)</sup>	8.0 <mark>(1)</mark>	1	8.0	1	8.0	115		
t <sub>PLH</sub>	А	Y	C <sub>L</sub> = 50pF	6.2	8.5	1	9.5	1	9.5	1	9.5	ns		
t <sub>PHL</sub>	~	1	CL - 3001	6.2	8.5	1	9.5	1	9.5	1	9.5	115		
t <sub>PZH</sub>	OE	Y	C <sub>1</sub> = 50pF	7.5	10.0	1	12	1	12	1	12	ns		
t <sub>PZL</sub>	0L	1	CL - 3001	7.5	10.0	1	12	1	12	1	12	115		
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50pF	7.0	10.0	1	12	1	12	1	12	ns		
t <sub>PLZ</sub>	J			7.0	10.0	1	12	1	12	1	12	115		
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF		1 <sup>(2)</sup>				1	1		ns		

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply.

### 4.7 Operating Characteristics


 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load, f = 1 MHz	12	pF

Copyright © 2025 Texas Instruments Incorporated



### **5** Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns,
- t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 5-1. Load Circuit and Voltage Waveforms




### 6 Detailed Description

### 6.1 Overview

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 6.2 Functional Block Diagram



To Seven Other Channels

#### 6.3 Device Functional Modes

 Table 6-1 lists the functional modes for the SNx4AHCT541 devices.

# Table 6-1. Function Table (Each Buffer/Driver)

	INPUTS	OUTPUT	
OE1	OE2	A	Y
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z



### 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 4.3 table. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> terminals then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power terminal. It is acceptable to parallel multiple bypass capacitor should be installed as close to the power terminal as possible for best results.

### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Figure 7-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74AHCT541



### 8 Device and Documentation Support

### 8.1 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHCT541	Click here	Click here	Click here	Click here	Click here
SN74AHCT541	Click here	Click here	Click here	Click here	Click here

Related L	_inks
-----------	-------

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

#### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision P (June 2013) to Revision Q (August 2024)	Page
•	Deleted references to machine model throughout data sheet	1
•	Added Military Disclaimer to Features list	1
•	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, D	evice
	Functional Modes, Application and Implementation section, Device and Documentation Support section	n, and
	Mechanical, Packaging, and Orderable Information section	1



٠	Updated RθJA values: PW = 83 to 116.8, DB = 70 to 87.2, DW = 58 to 81.1; Updated PW, DB, and DW
	packages for R0JC(top), R0JB, WJT, WJB, and R0JC(bot), all values in °C/W

С	hanges from Revision O (July 2003) to Revision P (June 2013)	Page
•	Extended operating temperature range to 125°C	4
•	Updated RθJA values: PW = 83 to 116.8, all values in °C/W	4

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Copyright © 2025 Texas Instruments Incorporated



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9685801Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9685801Q2A SNJ54AHCT 541FK	Samples
5962-9685801QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	Samples
5962-9685801QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	Samples
SN74AHCT541DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(AHCT541, HB541)	Samples
SN74AHCT541DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	AHCT541	
SN74AHCT541DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT541N	Samples
SN74AHCT541NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	HB541	
SN74AHCT541PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(AHCT541, HB541)	Samples
SN74AHCT541PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRG3	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SNJ54AHCT541FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9685801Q2A SNJ54AHCT 541FK	Samples
SNJ54AHCT541J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	Samples
SNJ54AHCT541W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9685801QS A	Samples



7-Jan-2025

Orderable Device	Status (1)	Package Type	Package Drawing	Pins Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
			_		-				SNJ54AHCT541W	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT541, SN74AHCT541 :

Catalog : SN74AHCT541



• Enhanced Product : SN74AHCT541-EP, SN74AHCT541-EP

Military : SN54AHCT541

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

www.ti.com

TEXAS

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT541DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHCT541NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT541PWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT541PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

1-Jan-2025



All dimensions are nominal							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT541DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AHCT541DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHCT541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT541DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHCT541NSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74AHCT541PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHCT541PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHCT541PWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT541PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

1-Jan-2025

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9685801Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9685801QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHCT541N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHCT541FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHCT541W	W	CFP	20	25	506.98	26.16	6220	NA

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **DW0020A**



## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



## **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



## DB0020A

## **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

## **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated