







SN74AHCT594

SCLS417K - JUNE 1998 - REVISED JULY 2024

SN74AHCT594 8-Bit Shift Registers With Output Registers

1 Features

- Inputs are TTL-voltage compatible
- 8-bit serial-in, parallel-out shift registers with storage
- Independent direct overriding clears on shift and storage registers
- Independent clocks for both shift and storage registers
- Latch-up performance exceeds 100mA per JESD, 78 class II
- ESD protection exceeds JESD 22
 - ±3500V human-body model
 - ±200V machine model

2 Applications

- **Network Switches**
- Power Infrastructure
- PCs. Notebooks
- Health and Fitness, Wearables
- Tests and Measurements


3 Description

The SN74AHCT594 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	N (PDIP, 16)	19.3mm × 9.4mm	19.32mm x 6.35mm
	DB (SSOP, 16)	6.2mm × 7.8mm	6.20mm x 5.30mm
SN74AHCT594	PW (TSSOP , 16)	5mm × 6.4mm	5.00mm x 4.40mm
	NS (SOP, 16)	10.2mm x 7.8mm	10.20mm x 5.30mm
	D (SOIC, 16)	9.9mm × 6mm	9.90mm x 3.90mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Schematic




Table of Contents


1 Features1	7.1 Overview	9
2 Applications1	7.2 Functional Block Diagram	9
3 Description1	7.3 Feature Description	10
4 Pin Configuration and Functions3	7.4 Device Functional Modes	10
5 Specifications4	8 Application and Implementation	11
5.1 Absolute Maximum Ratings4	8.1 Application Information	11
5.2 ESD Ratings4	8.2 Typical Application	11
5.3 Recommended Operating Conditions4	8.3 Power Supply Recommendations	1 <mark>2</mark>
5.4 Thermal Information5	8.4 Layout	12
5.5 Electrical Characteristics5	9 Device and Documentation Support	14
5.6 Timing Requirements5	9.1 Related Links	14
5.7 Switching Characteristics6	9.2 Trademarks	14
5.8 Noise Characteristics6	9.3 Electrostatic Discharge Caution	14
5.9 Operating Characteristics6	9.4 Glossary	14
5.10 Typical Characteristics7	10 Revision History	14
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable	
7 Detailed Description9	Information	14

4 Pin Configuration and Functions

SN54AHCT594 . . . J OR W PACKAGE SN74AHCT594 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHCT594 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Figure 4-1.

	PIN	TVDE	DECORPORTION
NO.	NAME	TYPE	DESCRIPTION
1	Q _B	0	Output B
2	Q _C	0	Output C
3	Q _D	0	Output D
4	Q _E	0	Output E
5	Q _F	0	Output F
6	Q_{G}	0	Output G
7	Q _H	0	Output H
8	GND	_	Ground Pin
9	Q _H	1	QH inverted
10	SRCLR	1	Serial Clear
11	SRCLK	1	Serial Clock
12	RCLK	1	Storage Clock
13	RCLR	1	Storage Clear
14	SER	1	Serial Input
15	Q _A	0	Output A
16	V _{CC}	_	Power pin



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC} or GND			±75	mA
T _{stg}	Storage Temperature Range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 5.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN74AHCT594		UNIT
		MIN	MAX	ONII
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δν	Input transition rise and fall time		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process



5.4 Thermal Information

		SN74AHCT594					
	THERMAL METRIC ⁽¹⁾	D	DB	N	NS	PW	UNIT
				16 PINS			
R _{0JA}	Junction-to-ambient thermal resistance	93.8	129.6	47.5	79.1	135.9	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.7	90	34.9	35.4	70.3	
R _{0JB}	Junction-to-board thermal resistance	50.9	92.7	27.5	39.9	81.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	20.8	46.1	19.8	5.4	22.5	- C/VV
ΨЈВ	Junction-to-board characterization parameter	50.7	91.7	27.4	39.5	80.8	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T,	= 25°C		-40°C to 85°C		-40°C to 125°C		UNIT
PARAMETER	TEST CONDITIONS	V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONT
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
Va	Ι _{ΟL} = 50 μΑ	4.5V			0.1		0.1		0.1	V
V _{OL}	I _{OL} = 8 mA	4.50			0.36		0.44		0.44	V
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1 ⁽¹⁾	μΑ
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
ΔI _{CC} (2)	One input at 3.5 V, Other inputs at V _{CC} or GND	5.5 V			2		2.2		2.2	mA
C _i	V _I = V _{CC} or GND	5 V		2	10		10		10	pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

5.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

	DADAMETE	PARAMETER		T _A = 25°C		35°C	-40°C to 125°C		UNIT
	FARAMET	in	MIN	MAX	MIN	MAX	MIN	MAX	ONII
	Pulse duration	RCLK or SRCLK high or low	5		5.5		6.5		ns
l'w	t _w Pulse duration	RCLR or SRCLR low	5.2		5.5		6		115
		SER before SRCLK↑	3		3		3.5		
		SRCLK↑ before RCLK↑(1)	5		5		5.5		
		SRCLR low before RCLK↑	5		5		5.5		
t _{su}	Setup time	SRCLR high (inactive) before SRCLK↑	2.9		3.3		4		ns
		RCLR high (inactive) before RCLK↑	3.4		3.8		4.5		
t _h	Hold time	SER after SRCLK↑	2		2		2.5		ns

⁽¹⁾ This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

⁽²⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



5.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	Т	A = 25°C		–40°C to	85°C	-40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C _L = 15 pF	135 ⁽¹⁾	170 ⁽¹⁾		115		115		MHz
f _{max}			C _L = 50 pF	120	140		95		95		IVITIZ
t _{PLH}	RCLK	$Q_A - Q_H$	C ₁ = 15 pF		3.3(1)	6.2 ⁽¹⁾	1	6.5	1	7.5	ns
t _{PHL}	ROLK	$Q_A - Q_H$	О 15 рг		3.7(1)	6.5 ⁽¹⁾	1	6.9	1	7.8	115
t _{PLH}	SRCLK	Q _H	C _L = 15 pF		3.7(1)	6.8 ⁽¹⁾	1	7.2	1	8	ns
t _{PHL}	SKOLK	QH'	О 15 рг		4.1 ⁽¹⁾	7.2 ⁽¹⁾	1	7.6	1	8.5	115
t _{PHL}	RCLR	Q _A – Q _H	C _L = 15 pF		4.5 ⁽¹⁾	7.6 ⁽¹⁾	1	8.2	1	9.5	ns
t _{PHL}	SRCLR	Q _H '	C _L = 15 pF		4.1 ⁽¹⁾	7.1 ⁽¹⁾	1	7.6	1	8.5	115
t _{PLH}	RCLK	Q _A – Q _H	C _L = 50 pF		4.9	7.8	1	8.3	1	9.5	no
t _{PHL}	ROLK	$Q_A - Q_H$	C _L = 50 pr		5.8	8.9	1	9.7	1	10.5	ns
t _{PLH}	SBCLK	0	C = 50 pF		5.5	8.6	1	9.7	1	10	no
t _{PHL}	SRCLK	Q _{H'}	C _L = 50 pF		6	9.2	1	10.1	1	11	ns
t _{PHL}	RCLR	Q _A – Q _H	C _L = 50 pF		6.6	10	1	10.7	1	11.5	ns
t _{PHL}	SRCLR	Q _{H'}	C _L = 50 pF		6	9.2	1	10.1	1	11	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN7	4AHCT594		UNIT
	PARAINE I ER	MIN TYP MAX		UNII	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		1		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.6		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.8		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

⁽¹⁾ Characteristics are for surface-mount packages only.

5.9 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C	Power dissipation capacitance	No load, f = 1 MHz	112	pF

5.10 Typical Characteristics





Figure 5-1. TPD vs Temperature



6 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- The outputs are measured one at a time with one input transition per measurement.
- All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AHCT594

Submit Document Feedback




7 Detailed Description

7.1 Overview

The 'AHCT594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (\overline{SRCLR} , \overline{RCLR}) inputs are provided on both the shift and storage registers. A serial ($Q_{H'}$) output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one count pulse ahead of the storage register.

7.2 Functional Block Diagram





7.3 Feature Description

- V_{CC} is optimized at 5 V
- Allow Up voltage translation from 3.3 V to 5 V
 - Inputs accept V_{IH} levels of 2 V
- Slow edge rates minimize output ringing
- Inputs are TTL-Voltage compatible

7.4 Device Functional Modes

Table 7-1. Function Table

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	Х	Shift register is cleared.
L	↑	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	↑	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	\downarrow	Н	Х	Х	Shift-register state is not changed.
Х	X	Х	Χ	L	Storage register is cleared.
X	X	X	↑	Н	Shift-register data is stored in the storage register.
X	X	X	\downarrow	Н	Storage-register state is not changed.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

SN74AHCT594 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V V_{IL} and 2 V V_{IH} . This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 8-2 shows this type of translation.

8.2 Typical Application




Figure 8-1. Application Schematic

8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.



8.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
 - Rise time and fall time specs see ($\Delta t/\Delta V$) in Section 5.3 table.
 - Specified High and low levels. See $(V_{IH} \text{ and } V_{IL})$ in Section 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid Vcc
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part
 - Outputs should not be pulled above V_{CC}

8.2.3 Application Curves



8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.



8.4.2 Layout Example




Figure 8-3. Example Layout for the SN74AHCT594



9 Device and Documentation Support

9.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHCT594	Click here	Click here	Click here	Click here	Click here	

9.2 Trademarks

All trademarks are the property of their respective owners.

9.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

Changes from Revision J (April 2024) to Revision K (July 2024) Updated thermal values for D package from RθJA = 80.2 to 93.8, RθJC(top) = 39.1 to 54.7, RθJB = 27.7 to

Changes from Revision I (December 2014) to Revision J (April 2024)

Page

Page

- Deleted references to machine model throughout the data sheet and updated structural layout of data sheet to current standard......1 Updated RθJA values: DB = 97.5 to 129.6, PW = 105.7 to 135.9; Updated DB and PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT594D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125	AHCT594	
SN74AHCT594DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB594	Samples
SN74AHCT594DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT594	Samples
SN74AHCT594N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT594N	Samples
SN74AHCT594NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT594	Samples
SN74AHCT594PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HB594	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 5-Dec-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT594:

Automotive: SN74AHCT594-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 21-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT594DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT594DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT594DR	SOIC	D	16	2500	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
SN74AHCT594DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT594DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT594NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHCT594PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT594PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74AHCT594PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 21-Dec-2024



*All dimensions are nominal

7 III dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT594DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHCT594DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74AHCT594DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHCT594DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHCT594DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHCT594NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74AHCT594PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74AHCT594PWR	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74AHCT594PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT594N	N	PDIP	16	25	506	13.97	11230	4.32



SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated